

16-CHANNEL PROGRAMMABLE 3-LEVEL ULTRASOUND TRANSMIT BEAMFORMER

S-UM5587 is a 16-channel programmable 3-level high-voltage ultrasound transmit beam-former.

The S-UM5587 comprises control logic, waveform memory, delay calculator, level translators, gate drive buffers with floating voltage regulators, high-voltage, high-current MOSFETs, and active T/R switches.

■ Functions

- 16-channel programmable 3-level transmit beam-former with active T/R-switch

■ Features

- 0 to $\pm 100V$ output voltage
- $\pm 2A$ source and sink current with 4-mode current control for the high-voltage pulses
- $\pm 1A$ source and sink peak current for active ground clamp
- 250Ω active ground clamp without blocking diode for anti-leakage
- 20MHz output frequency at $\pm 60V$ output, 220pF load
- Symmetrical positive and negative pulse waveforms for low 2nd order harmonic distortion
- 1.8V to 3.3V LVCMOS logic interface
- Waveform memory and registers with 100MHz Write /50MHz Read SPI
- 0.2 μs to 41 μs common delay time range from TRIG signal
- 0 to 2.55 μs channel-to-channel delay time range
- 5ns channel-to-channel delay time resolution with dual-edge 100MHz LVDS/LVCMOS clock
- Minimum 10ns pulse width with 5ns time resolution with dual-edge 100MHz LVDS/LVCMOS clock
- 15 Ω active T/R switch
- Noise-cut diodes at each high-voltage output
- High-voltage clamp diodes between each high-voltage output and power rails
- Automatic thermal protection with indicator
- Power-up/down reset function for free power sequencing and for fail-safe in abrupt power drop
- Latch-up free, low crosstalk between channels by SOI CMOS technology
- BGA-330(1313)A: 13x13mm BGA package (RoHS compliant)




Figure 1 Block Diagram
ABLIC Inc.

■ Absolute Maximum Ratings

T_A=25°C unless otherwise specified.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units	Condition
1	Logic supply voltage	V _{LL}	-0.4 to +7	V	
2	Positive supply voltage	V _{DD}	-0.4 to +7	V	
3	Negative supply voltage	V _{SS}	-7 to +0.4	V	
4	Positive high-voltage supplies	V _{PP}	-0.5 to +105	V	
5	Negative high-voltage supplies	V _{NN}	-105 to +0.5	V	
6	High-voltage outputs (x = 0 to 15)	HV _{OUTX}	-105 to +105	V	
7	Low-voltage outputs (x = 0 to 15)	LV _{OUTX}	-1 to +1	V	
8	Logic output voltage	SDOUT, FAULT	-0.4 to +7	V	
9	Logic input voltages	EN, CLKIF, CLKP, CLKN, TRIG, SPIEN, CSP, CSN, SCLKP, SCLKN, SDATAP, SDATAN	-0.4 to +7	V	
10	Operating junction temperature	T _{Jop}	-20 to +125	°C	
11	Storage temperature	T _{STG}	-55 to +150	°C	
12	Maximum power dissipation	P _{Dmax}	4	W	

Remark Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

■ Operating Supply Voltages and Logic Inputs

1. Operating supply voltage and temperature

Table 2 Operating Supply Voltage and Temperature

No.	Items	Symbol	Min.	Typ.	Max.	Units	Condition
1	Logic supply voltage	V _{LL}	1.71	1.8 to 3.3	3.6	V	
2	Positive supply voltage	V _{DD}	4.75	5	5.25	V	
3	Negative supply voltage	V _{SS}	-5.25	-5	-4.75	V	
4	Positive high-voltage supplies	V _{PP}	0	—	100	V	
5	Negative high-voltage supplies	V _{NN}	-100	—	0	V	
6	IC substrate voltage *1	V _{SUB}	—	0	—	V	
7	V _{PP} _, V _{NN} _ slew rate	SR _{MAX}	—	—	25	V/ms	
8	Operating free-air temperature	T _a	0	—	75	°C	

*1. The package exposed pad internally connected to the chip substrate must be soldered to the ground.

2. Logic inputs and outputs

2.1 LVDS differential logic inputs

Table 3 CLKP/CLKN, CSP/CSN, SCLKP/SCLKN, SDATAP/SDATAN

No.	Items	Symbol	Min.	Typ.	Max.	Units	Condition
1	High-level input voltage	V_{IH}	1.265	—	—	V	$V_{IHCMR}(Typ) + V_{DIFF}(Min)/2$
2	Low-level input voltage	V_{IL}	—	—	1.135	V	$V_{IHCMR}(Typ) - V_{DIFF}(Min)/2$
3	Differential input voltage range	$V_{DIFF(range)}$	0.13	0.35	0.49	$\pm V$	Same as voltage swing
4	Differential input voltage peak to peak swing	$V_{DIFF(p-p)}$	0.26	0.7	0.98	V_{pp}	Differential peak-to-peak absolute voltage swing
5	Input voltage common mode range	V_{IHCMR}	0.84	1.2	1.56	V	
6	High-level input current	I_{IH}	—	—	5.8	mA	
7	Low-level input current	I_{IL}	—	—	5.8	mA	
8	Input rise/fall time	t_r, t_f	—	—	600	ps	20% to 80% of V_{DIFF}
9	Input clock frequency (Tx)	f_{CLK}	—	—	100	MHz	CLKP/CLKN, SCLKP/SCLKN
	Input clock frequency (SPI)	f_{SCLK}	—	—	100	MHz	SCLKP/SCLKN (Write mode)
			—	—	50	MHz	SCLKP/SCLKN (Read mode)
10	Clock duty cycle	D_{CLK}	48	50	52	%	CLKP/CLKN
		D_{SCLK}	45	50	55	%	SCLKP/SCLKN
11	CS setup time	t_{SU_CS}	2.5	—	—	ns	CS to SCLK rise
12	CS hold time	t_{HLD_CS}	2.5	—	—	ns	CS to SCLK rise
13	CS width	tw_CS	$1043T_{SCLK}$	—	—	ns	Data write to memory
			$1050T_{SCLK}$	—	—	ns	Data read from memory
			$91T_{SCLK}$	—	—	ns	Data write to 9Byte register
			$108T_{SCLK}$	—	—	ns	Data read from 9Byte register
			$243T_{SCLK}$	—	—	ns	Data write to 28Byte register
			$250T_{SCLK}$	—	—	ns	Data read from 28Byte register
			$26T_{SCLK}$	—	—	ns	Data read of other register
14	SDATA setup time	t_{SU_SDATA}	2.5	—	—	ns	SDATA to SCLK rise
15	SDATA hold time	t_{HLD_SDATA}	2.5	—	—	ns	SDATA to SCLK rise

Remark: External termination Resister (100Ω) is necessary for LVDS I/F differential inputs.

2.2 CMOS logic inputs & outputs

**Table 4 CLKP/CLKN, CSP/CSN, SCLKP/SCLKN, SDATAP/SDATAN *3
EN, CLKIF, TRIG, SDOUT, SPIEN**

No.	Items	Symbol	Min.	Typ.	Max.	Units	Condition
1	High-level logic input voltage	V_{IH}	$0.8V_{LL}$	—	V_{LL}	V	
2	Low-level logic input voltage	V_{IL}	0	—	$0.2V_{LL}$	V	
3	Logic input capacitance	C_{IN}	—	3	—	pF	
4	Logic input high current *1	I_{IH}	-10	—	10	μA	
5	Logic input low current *2	I_{IL}	-10	—	10	μA	
6	Input rise/fall time	t_r, t_f	—	—	2.0	ns	10% to 90% of signal
7	TRIG fall to clock rise setup time	$t_{SU_TRFtoCKR}$	1.5	—	—	ns	LVDS clock
			1.5	—	—		CMOS clock
8	TRIG fall to clock rise hold time	$t_{HLD_TRFtoCKR}$	1.5	—	—	ns	LVDS clock
			1.5	—	—		CMOS clock
9	TRIG width	t_{W_TRIG}	$3T_{CLK}$	—	—	ns	
10	High-level logic output voltage	V_{OH}	$0.8V_{LL}$	—	V_{LL}	V	SDOUT
11	Low-level logic output voltage	V_{OL}	0	—	$0.2V_{LL}$	V	SDOUT
12	Logic output off leak current	$I_{OFFLEAK}$	-10	—	10	μA	SDOUT HiZ output
13	SDOUT Propagation delay	t_{D_SDOUT}	8	12	18	ns	$V_{LL}=1.8V, 10pF$ load
			7	11	17	ns	$V_{LL}=2.5V, 10pF$ load
			6	10	16	ns	$V_{LL}=3.3V, 10pF$ load

*1. CLKIF has 50 μA leakage at $V_{LL}=2.5V$ due to 50k Ω internal pull-down resistor.

*2. EN, SPIEN has 50 μA leakage at $V_{LL}=2.5V$ due to 50k Ω internal pull-up resistor.

*3. Differential CMOS or Single-ended CMOS is also available for CLKP/N, CSP/N, SCLKP/N and SDATAP/N.
 In case of single-ended CMOS, N-terminals (CLKN, CSPN, SCLKN and SDATAN) need to be connected to half of V_{LL} ($V_{LL}/2$).

2.3 Open drain output

Table 5 FAULT

No.	Items	Symbol	Min.	Typ.	Max.	Units	Condition
1	Pull-up voltage	$V_{PUTXFLAG}, V_{PUFAULT}$	—	—	V_{LL}	V	Connected to V_{LL} with R1
2	Output low voltage	$V_{OLTXFLAG}, V_{OLFAULT}$	—	—	0.5	V	Active, $V_{LL}=2.5V, R1=2.5k\Omega$
3	Output current	I_{TXFLAG}, I_{FAULT}	—	1.0	—	mA	$V_{LL}=2.5V, R1=2.5k\Omega$
4	Off leak current	$I_{OFFLEAK}$	-10	—	10	μA	Disabled (Hi-Z)

2.4 Logic inputs timing chart

2.4.1 LVDS clock inputs




Figure 2 Differential Input Voltage Range ($V_{DIFF(range)}$)




Figure 3 Differential Input Voltage Peak to Peak Swing ($V_{DIFF(p-p)}$)

2.4.2 TRIG and setup/hold time




Figure 4

2.4.3 SPI inputs and setup/hold time




Figure 5 Write Data to Waveform Memory or Registers




Figure 6 Read Data from Waveform Memory or Registers

2.4.4 Note on CSP rise timing




Figure 7 Note on CSP Rise Timing in Case that SCLKP Operates before CSP Rising as Following

In case that SCLKP operates before CSP rising, CSP has to rise during SCLKP is "low" except for setup time " t_{SU_CS} ".

■ Typical Application Circuit




Figure 8 Typical Application Circuit

Remark C1 to C16: Ceramic capacitors of $\geq 200V$ $0.1\mu F$ to $1\mu F$
 C17 to C24: Ceramic capacitors of $\geq 16V$ $10\mu F$
 C25 to C30: Ceramic capacitors of $\geq 16V$ $0.1\mu F$ to $1\mu F$
 C31 to C38: Ceramic capacitors of $\geq 16V$ $0.1\mu F$
 R1: $2.5k\Omega$
 R2 to R5: 100Ω (for LVDS)

Note:

1. High-voltage power supply pins, VPP/VNN, can draw fast transient currents up to $\pm 1.6A$. Therefore, ceramic capacitors of $\geq 200V$ $0.1\mu F$ to $1\mu F$ (C1 to 16) should be connected as close to the pins as possible for bypassing purpose.
2. Ceramic capacitors of $\geq 16V$ $10\mu F$ (C17 to 24), $\geq 16V$ $0.1\mu F$ to $1\mu F$ (C25 to 30), and $\geq 16V$ $0.1\mu F$ (C31 to 38) should also be connected between high-voltage power supply pins and corresponding floating voltage pins VFP/VFN, and low-voltage power supply pins for bypassing purpose. Connect those as close to the pins as possible.
3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
4. The thermal tab on the bottom of the package must be soldered to the GND.
5. External 100Ω should be connected between differential LVDS inputs of SPI and Clock.

■ Electrical Characteristics

1. Operating supply currents

Table 6 Operating Supply Currents (1/2)

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, $CLKP/CLKN=100MHz$, HV_{OUT} load= $220pF//200\Omega$, LV_{OUT} load= $47pF//200\Omega$, unless otherwise specified.

No.	Items		Symbol	Spec			Units	Conditions
				Min.	Typ.	Max.		
1	V_{LL} current	SPIEN=H	I_{LLQD}	—	0.05	—	mA	Quiescent current-1 EN=1(Disable) $P_{INX}=N_{INX}=0$ Current mode 3 (CC[1:0]='11') $V_{PP}/V_{NN}=\pm 100V$
		SPIEN=L		—	0.10	—	mA	
2	V_{DD} current	SPIEN=H	I_{DDQD}	—	6	—	mA	
		SPIEN=L		—	14	—	mA	
3	V_{SS} current		I_{SSQD}	—	1.0	—	mA	
4	V_{PP} current		I_{PPQD}	—	0.1	—	mA	
5	V_{NN} current		I_{NNQD}	—	0.1	—	mA	
6	V_{LL} current	SPIEN=H	I_{LLQE}	—	0.10	—	mA	Quiescent current-2 EN=0(Enable) $P_{INX}=N_{INX}=0$ Current mode 3 (CC[1:0]='11') $V_{PP}/V_{NN}=\pm 100V$
		SPIEN=L		—	0.15	—	mA	
7	V_{DD} current	SPIEN=H, CLKIF=H(CMOS)	I_{DDQE}	—	9	—	mA	
		SPIEN=H, CLKIF=L(LVDS)		—	11	—	mA	
		SPIEN=L, CLKIF=H(CMOS)		—	16	—	mA	
		SPIEN=L, CLKIF=L(LVDS)		—	18	—	mA	
8	V_{SS} current		I_{SSQE}	—	1.0	—	mA	
9	V_{PP} current		I_{PPQE}	—	0.3	—	mA	
10	V_{NN} current		I_{NNQE}	—	0.3	—	mA	
11	V_{LL} current	SPIEN=H	I_{LLPW}	—	0.10	—	mA	PW operating current EN=0 Current mode 3 (CC[1:0]='11') 16-channel active Bipolar 3-level 2-cycle $f=5MHz$, $PRT=200\mu s$ $V_{PP}/V_{NN}=\pm 60V$
		SPIEN=L		—	0.15	—	mA	
12	V_{DD} current	SPIEN=H, CLKIF=H(CMOS)	I_{DDPW}	—	10	—	mA	
		SPIEN=H, CLKIF=L(LVDS)		—	13	—	mA	
		SPIEN=L, CLKIF=H(CMOS)		—	18	—	mA	
		SPIEN=L, CLKIF=L(LVDS)		—	21	—	mA	
13	V_{SS} current		I_{SSPW}	—	2	—	mA	
14	V_{PP} current		I_{PPPW}	—	8	—	mA	
15	V_{NN} current		I_{NNPW}	—	9	—	mA	

Table 6 Operating Supply Currents (2/2)

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^{\circ}C$, $CLKP/CLKN=100MHz$, $VFPCTL[2:0]=VFNCTL[2:0]='000'$
 HV_{OUT} load= $220pF//200\Omega$, LV_{OUT} load= $47pF//200\Omega$, unless otherwise specified.

No.	Items		Symbol	Spec			Units	Conditions
				Min.	Typ.	Max.		
16	V_{LL} current	SPIEN=H	I_{LLCW3}	—	0.10	—	mA	CW operating current-1 EN=0, CKDIV[1:0]=10 Current mode 3 (CC[1:0]='11') 16-channel active Bipolar 3-level Continuous f=5MHz $V_{PP}/V_{NN}=\pm 5V$
		SPIEN=L		—	0.15	—	mA	
17	V_{DD} current	SPIEN=H,CLKIF=H(CMOS)	I_{DDCW3}	—	189	—	mA	
		SPIEN=H,CLKIF=L(LVDS)		—	192	—	mA	
		SPIEN=L,CLKIF=H(CMOS)		—	197	—	mA	
		SPIEN=L,CLKIF=L(LVDS)		—	200	—	mA	
18	V_{SS} current		I_{SSCW3}	—	45	—	mA	
19	V_{PP} current		I_{PPCW3}	—	400	—	mA	
20	V_{NN} current		I_{NNCW3}	—	420	—	mA	
21	V_{LL} current	SPIEN=H	I_{LLCW2}	—	0.10	—	mA	CW operating current-2 EN=0, CKDIV[1:0]=10 Current mode 2 (CC[1:0]='10') 16-channel active Bipolar 3-level Continuous f=5MHz $V_{PP}/V_{NN}=\pm 5V$
		SPIEN=L		—	0.15	—	mA	
22	V_{DD} current	SPIEN=H,CLKIF=H(CMOS)	I_{DDCW2}	—	183	—	mA	
		SPIEN=H,CLKIF=L(LVDS)		—	186	—	mA	
		SPIEN=L,CLKIF=H(CMOS)		—	192	—	mA	
		SPIEN=L,CLKIF=L(LVDS)		—	193	—	mA	
23	V_{SS} current		I_{SSCW2}	—	38	—	mA	
24	V_{PP} current		I_{PPCW2}	—	380	—	mA	
25	V_{NN} current		I_{NNCW2}	—	405	—	mA	
26	V_{LL} current	SPIEN=H	I_{LLCW1}	—	0.10	—	mA	CW operating current-2 EN=0, CKDIV[1:0]=10 Current mode 1 (CC[1:0]='01') 16-channel active Bipolar 3-level Continuous f=5MHz $V_{PP}/V_{NN}=\pm 5V$
		SPIEN=L		—	0.15	—	mA	
27	V_{DD} current	SPIEN=H,CLKIF=H(CMOS)	I_{DDCW1}	—	181	—	mA	
		SPIEN=H,CLKIF=L(LVDS)		—	185	—	mA	
		SPIEN=L,CLKIF=H(CMOS)		—	189	—	mA	
		SPIEN=L,CLKIF=L(LVDS)		—	193	—	mA	
28	V_{SS} current		I_{SSCW1}	—	34	—	mA	
29	V_{PP} current		I_{PPCW1}	—	360	—	mA	
30	V_{NN} current		I_{NNCW1}	—	380	—	mA	
31	V_{LL} current	SPIEN=H	I_{LLCW0}	—	0.10	—	mA	CW operating current-3 EN=0, CKDIV[1:0]=10 Current mode 0 (CC[1:0]='00') 16-channel active Bipolar 3-level Continuous f=5MHz $V_{PP}/V_{NN}=\pm 5V$
		SPIEN=L		—	0.15	—	mA	
32	V_{DD} current	SPIEN=H,CLKIF=H(CMOS)	I_{DDCW0}	—	171	—	mA	
		SPIEN=H,CLKIF=L(LVDS)		—	175	—	mA	
		SPIEN=L,CLKIF=H(CMOS)		—	179	—	mA	
		SPIEN=L,CLKIF=L(LVDS)		—	183	—	mA	
33	V_{SS} current		I_{SSCW0}	—	26	—	mA	
34	V_{PP} current		I_{PPCW0}	—	315	—	mA	
35	V_{NN} current		I_{NNCW0}	—	335	—	mA	

2. Static characteristics

Table 7 Static Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, $V_{FP}[2:0]=V_{FN}[2:0]=000$, $DRV_{PADJ}=DRV_{NADJ}=0$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	HV _{OUTX} output voltage range	HV _{OUTX}	-100	—	+100	V	
2	HV _{OUTX} high-side peak current	I _{OH}	—	2.0	—	A	V _{PP} /V _{NN} =±60V, Current mode 3 (CC[1:0]='11')
			—	1.5	—	A	V _{PP} /V _{NN} =±60V, Current mode 2 (CC[1:0]='10')
			—	1.0	—	A	V _{PP} /V _{NN} =±60V, Current mode 1 (CC[1:0]='01')
			—	0.5	—	A	V _{PP} /V _{NN} =±60V, Current mode 0 (CC[1:0]='00')
3	HV _{OUTX} high-side GND clamp peak current	I _{OHCL}	—	1.0	—	A	V _{PP} /V _{NN} =±60V
4	HV _{OUTX} low-side peak current	I _{OL}	—	2.0	—	A	V _{PP} /V _{NN} =±60V, Current mode 3 (CC[1:0]='11')
			—	1.5	—	A	V _{PP} /V _{NN} =±60V, Current mode 2 (CC[1:0]='10')
			—	1.0	—	A	V _{PP} /V _{NN} =±60V, Current mode 1 (CC[1:0]='01')
			—	0.5	—	A	V _{PP} /V _{NN} =±60V, Current mode 0 (CC[1:0]='00')
5	HV _{OUTX} low-side GND clamp peak current	I _{OLCL}	—	1.0	—	A	V _{PP} /V _{NN} =±60V
6	HV _{OUTX} high-side on-resistance	R _{ONH}	—	15	—	Ω	I _{OH} =100mA, Current mode 3 (CC[1:0]='11')
			—	17	—	Ω	I _{OH} =100mA, Current mode 2 (CC[1:0]='10')
			—	20	—	Ω	I _{OH} =100mA, Current mode 1 (CC[1:0]='01')
			—	30	—	Ω	I _{OH} =100mA, Current mode 0 (CC[1:0]='00')
7	HV _{OUTX} high-side GND clamp on-resistance	R _{ONHCL}	—	20	—	Ω	I _{OHCL} =100mA
8	HV _{OUTX} low-side on-resistance	R _{ONL}	—	15	—	Ω	I _{OL} =100mA, Current mode 3 (CC[1:0]='11')
			—	17	—	Ω	I _{OL} =100mA, Current mode 2 (CC[1:0]='10')
			—	20	—	Ω	I _{OL} =100mA, Current mode 1 (CC[1:0]='01')
			—	30	—	Ω	I _{OL} =100mA, Current mode 0 (CC[1:0]='00')
9	HV _{OUTX} low-side GND clamp on-resistance	R _{ONLCL}	—	20	—	Ω	I _{OLCL} =100mA
10	HV _{OUTX} off-capacitance	C _{HVOFF}	—	34	—	pF	TX _{OUTX} =GND, TRSW=off

3. Dynamic characteristics

Table 8 Dynamic Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, $CLKP/CLKN=100MHz$, $VFPCTL[2:0]=VFNCTL[2:0]='000'$

HV_{OUT} load= $220pF//200\Omega$, LV_{OUT} load= $47pF//200\Omega$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	Output frequency	f_{OUT}	—	20	—	MHz	
2	Output rise propagation delay	t_{dr}	—	40	—	ns	
3	Output fall propagation delay	t_{df}	—	40	—	ns	
4	Output rise propagation delay clamp	t_{drCL}	—	40	—	ns	
5	Output fall propagation delay clamp	t_{dfCL}	—	40	—	ns	
6	Propagation delay matching	Δt_d	—	± 1	± 3	ns	
7	Output rise time	t_r	—	17	—	ns	CC[1:0]='11'
			—	22	—	ns	CC[1:0]='10'
			—	33	—	ns	CC[1:0]='01'
			—	56	—	ns	CC[1:0]='00'
		t_{rCL}	—	15	—	ns	
8	Output fall time	t_f	—	17	—	ns	CC[1:0]='11'
			—	22	—	ns	CC[1:0]='10'
			—	33	—	ns	CC[1:0]='01'
			—	56	—	ns	CC[1:0]='00'
		t_{fCL}	—	15	—	ns	
9	2nd harmonic distortion	HD2	—	-40	—	dBc	Bipolar, 2-cyc, $f_{OUT}=5MHz$
10	Pulse cancellation	HDPC	—	-40	—	dBc	
		HDPC2	—	-40	—	dBc	
11	RMS output jitter	t_j	—	10	—	ps	Bipolar CW, $f_{OUT}=5MHz$, $V_{PP}/V_{NN}=\pm 5V$
12	Crosstalk between channels	X_{TLK}	—	-70	—	dB	$f_{OUT}=5MHz$, $10V_{p-p}$, HV_{OUT} load= 50Ω

4. Integrated Peripheral Circuits Characteristics

4.1 T/R Switch characteristics

Table 9 T/R Switch Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=\pm 60V$, $T_A=25^\circ C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	LV _{OUTX} output voltage range	LV _{OUTX}	-0.85	—	+0.85	V	
2	TRSW on-resistance	R _{ONTR}	—	15	—	Ω	HV _{OUTX} =100mV, LV _{OUTX} =0V
3	TRSW on-capacitance	C _{ONTR}	—	15	—	pF	LV _{OUTX} =0V
4	TRSW off-resistance on HV _{OUTX}	R _{OFFTRHV}	1	—	—	MΩ	
5	TRSW off-resistance on LV _{OUTX}	R _{OFFTRLV}	8	10	12	kΩ	
6	Spike voltage on HV _{OUTX} and LV _{OUTX}	V _{TRN}	—	—	110	mV _{PP}	220pF//200Ω load on HV _{OUTX} 47pF//200Ω load on LV _{OUTX}
7	TRSW turn-on time	t _{dTRON}	—	300	—	ns	Logic input-to-ready for Rx signal See Fig.15
8	TRSW turn-off time	t _{dTROFF}	—	50	100	ns	See Fig.15

4.2 Analog Switch

Table 10 Analog Switch Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	ASW on-resistance	R _{ONASW}	—	250	—	Ω	

4.3 HV Blocking Diode

Table 11 HV Blocking Diode Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	Forward voltage	V _{FHVD}	—	1.0	—	V	I _F =100mA
			—	1.2	—	V	I _F =200mA
2	Reverse voltage	V _{RHVD}	200	—	—	V	I _R =1μA

4.4 LV Noise-cut Diode

Table 12 LV Noise-cut Diode Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	Forward voltage	V _{FLVD}	—	1.1	—	V	I _F =100mA
			—	1.25	—	V	I _F =200mA

4.5 Thermal Protection

Table 13 Thermal Protection Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=\pm 5V$, $T_A=25^\circ C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min.	Typ.	Max.		
1	THP temperature threshold	T _{THP}	90	110	120	°C	THPCTL[1:0]=00
			120	130	140	°C	THPCTL[1:0]=01
			140	150	160	°C	THPCTL[1:0]=10
			120	130	140	°C	THPCTL[1:0]=11 (THP is disabled)
2	THP reset hysteresis	T _{HYSTHP}	5	10	20	°C	

■ Operation Mode

Table 14 Operation Mode

Section	EN	CSP	SPIEN*2	TRIG	Tx-PT(x)	SPI LVDS Receiver	Memory Write	Memory Read	Register Write	Register Read	Tx	Rx	Operation Mode
A	1	0	0	x	x	Bias on	—	—	—	—	—	—	IC disabled
			1			Bias off							
B	1	1	0	x	x	Bias on	✓	✓	—	✓	—	—	IC disabled, W/R of Memory and Read of Register
			1			Bias off	—	—	—	—			
C	0	1	0	x	x	Bias on	✓	✓	✓	✓	—	✓*1	Rx, W/R of Memory or Register, Reset of Tx Operation
			1			Bias off	—	—	—	—			
D	0	0	0	1	x	Bias on	—	—	—	—	—	✓*1	Rx & Reset of Tx Operation
			1			Bias off							
E	0	0	0	0	Generated	Bias on	—	—	—	—	✓*1	—	Tx
			1			Bias off							
F	0	0	0	0	none	Bias on	—	—	—	—	—	✓*1	Rx
			1			Bias off							

*1. Individual register parameter on Tx/Rx active channel (TXACT[x] and RXACT[x]) is necessary to be set "1".

*2. SPIEN Signal is used to reduce the bias current of SPI LVDS Receiver when SPI is not used. (Power on/off time of LVDS receiver is <300ns/<100ns.)

Remark ✓: Available
—: Not available
x: Don't care




Figure 9 An Example of Operating Sequence

■ SPI Header Configuration

Table 15 SPI Operation

SDATA Control Header (First 1Byte of SDATA)								SPI operation
D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)	
0	0	0	0	0000 (Reserved)				Write to the first 9Byte (R#0 to R#8) Control Registers and CRC[7:0]
0	1	0	0					Write to all 28Byte Control Registers and CRC[7:0]
1	0	0	0					N/A
1	1	0	0					Write to Memory and CRC[7:0]
0	0	0	1					Read from the first 9Byte (R#0 to R#8) Control Registers and CRC[7:0]
0	1	0	1					Read from all 28Byte Control Registers and CRC[7:0]
1	0	0	1					N/A
1	1	0	1					Read from Memory and CRC[7:0] through SDOUT pin
×	×	1	0					Read from ERROR[7:0] through SDOUT pin
×	×	1	1					Read from DSUM[7:0] through SDOUT pin

< 8bit CRC Conditions>

CRC initial value = 00000000

CRC Polynomial equation is $X^8+X^5+X^4+1$

Remark ×: Don't care

■ Access to Memory or Registers with SPI

1. SPI write to memory or registers operation




Figure 10 Sequence of Writing to Memory or Registers with SPI

Remark < CRC Conditions>
CRC initial value = 00000000
CRC Polynomial equation is $X^8+X^5+X^4+1$

In SPI "WRITE" operation, internal logic circuit also calculates the CRC, and writes it to internal Register DSUM[7:0].
If CRC[7:0] matches DSUM[7:0], ERROR[0] = 0. If unmatched, ERROR[0] = 1 and FAULT pin reports, unless fault report is released.

2. Read back form memory or registers operation




Figure 11 Sequence of Reading from Memory or Registers with SPI

- *1. In case of "READ" operation, SDATA inputs except for Header are ignored (CRC error detection is disabled).
- *2. Last CRC is the received CRC data from FPGA in previous "WRITE" operation to Memory or Register.

■ 3LP+TRSW Operation Example




Figure 12 An Example of IC State Timing Diagram and 3LP Operation

E Tx starts from TRIG fall edge with preset delay time.
 TRSW turns on except for Tx Burst period or IC-disabled.

Generating Tx WF Pattern

CODE_[1:0] = output state ($\pm$ HV, GND) see **Truth Table**

Pulse width = $5\text{ns} \times (W_{[5:0]} + 2)$ (decimal, 10ns to 325ns)

START [6:0] = starting address

STOP [6:0] = stopping address

Repeat count(s) = 1, $1 \times \text{REPEAT}[7:0]$, $16 \times \text{REPEAT}[7:0]$, CW

CW mode ends with CS = 1 or TRIG = 1.

Generating Tx Delay (16ch)

CHx delay time from TRIG fall edge = BASE-DELAY + CHx-DELAY

BASE-DELAY(common) = $160\text{ns} \times (\text{BASEDL}[7:0]) + 200\text{ns}$

(decimal, 0.2 μ s to 40.1 μ s)

CHx-DELAY(/ch) = $5\text{ns} \times (\text{CHxDL}[8:0])$

(x=0 to 15, decimal, 0 to 2.55 μ s)

Delay time resolution = 5ns

WFM		M#	Item	D7	D6	D5	D4	D3	D2	D1	D0
START[6:0]→	0	Pulse #0	CODE0	[1]	CODE0	W0	W0	W0	W0	W0	W0
	1	Pulse #1	CODE1	[1]	CODE1	W1	W1	W1	W1	W1	W1
STOP[6:0]→	2	Pulse #2	CODE2	[1]	[0]	W2	W2	W2	W2	W2	W2
	.	.	.	.	.	.	.	.	.	.	.
	.	.	.	.	.	.	.	.	.	.	.
	.	.	.	.	.	.	.	.	.	.	.
	127	Pulse #127	CODE127	[1]	[0]	W127	W127	W127	W127	W127	W127

Register		R#	D7	D6	D5	D4	D3	D2	D1	D0
START[6:0]→	0	reserved	START[6]	START[5]	START[4]	START[3]	START[2]	START[1]	START[0]	
	1	reserved	STOP[6]	STOP[5]	STOP[4]	STOP[3]	STOP[2]	STOP[1]	STOP[0]	
	2	INV	MUL-RPT	CC[1]	CC[0]	CKDIV[1]	CKDIV[0]	THPCTL[1]	THPCTL[0]	
STOP[6:0]→	3	REPEAT[7]	REPEAT[6]	REPEAT[5]	REPEAT[4]	REPEAT[3]	REPEAT[2]	REPEAT[1]	REPEAT[0]	
	4	DRVPAJ	VFPI[2]	VFPI[1]	VFPI[0]	DRVNADJ	VFNI[2]	VFNI[1]	VFNI[0]	
	5	TXACT[15]	TXACT[14]	TXACT[13]	TXACT[12]	TXACT[11]	TXACT[10]	TXACT[9]	TXACT[8]	
Register	6	TXACT[7]	TXACT[6]	TXACT[5]	TXACT[4]	TXACT[3]	TXACT[2]	TXACT[1]	TXACT[0]	
	7	RXACT[15]	RXACT[14]	RXACT[13]	RXACT[12]	RXACT[11]	RXACT[10]	RXACT[9]	RXACT[8]	
	8	RXACT[7]	RXACT[6]	RXACT[5]	RXACT[4]	RXACT[3]	RXACT[2]	RXACT[1]	RXACT[0]	
BASEDL[7]	9	BASEDL[7]	BASEDL[6]	BASEDL[5]	BASEDL[4]	BASEDL[3]	BASEDL[2]	BASEDL[1]	BASEDL[0]	
	10	CH0DL[8]	CH0DL[7]	CH0DL[6]	CH0DL[5]	CH0DL[4]	CH0DL[3]	CH0DL[2]	CH0DL[1]	
	11	CH0DL[0]	CH1DL[8]	CH1DL[7]	CH1DL[6]	CH1DL[5]	CH1DL[4]	CH1DL[3]	CH1DL[2]	
CH14DL[6]	26	CH14DL[6]	CH14DL[5]	CH14DL[4]	CH14DL[3]	CH14DL[2]	CH14DL[1]	CH14DL[0]	CH15DL[8]	
	27	CH15DL[7]	CH15DL[6]	CH15DL[5]	CH15DL[4]	CH15DL[3]	CH15DL[2]	CH15DL[1]	CH15DL[0]	
	.	.	.	.	.	.	.	.	.	

■ Truth Table

Table 16 Truth Table

Setting	IC status		External signal			Control Register		Ch(x) Internal Tx Pattern	WFM CODE[1:0]		Control Register	CHx TLP MOSFET/ASW/TRSW state						CHx Output state	
	mode	SPI	EN	CSP	TRIG	TXACT- CH[x]	RXACT- CH[x]		[1]	[0]		P1	N1	Pd	Nd	ASW	TRSW	TXOUT _x	LVOUT _x
1	IC disabled	no op.	1	0	x	x	x	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
2		Write/Read	1	1	x	x	x	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
3	SPI Write/Read	Write/Read	0	1	x	0	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
4			0	1	x	0	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
5			0	1	x	1	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
6			0	1	x	1	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
7	Tx Reset	no op.	0	0	1	0	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
8			0	0	1	0	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
9			0	0	1	1	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
10			0	0	1	1	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
11	Rx	no op.	0	0	0	0	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
12			0	0	0	0	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
13			0	0	0	1	0	none	x	x	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
14			0	0	0	1	1	none	x	x	x	OFF	OFF	ON	ON	ON	ON	GND	HVOUT _x
15	Tx	no op.	0	0	0	1	x	Gen.	0	0	x	OFF	OFF	ON	ON	ON	OFF	GND	10kΩ
			0	0	0	1	x	Gen.	0	1	0	ON	OFF	OFF	OFF	OFF	OFF	+HV	10kΩ
			0	0	0	1	x	Gen.	0	1	1	OFF	ON	OFF	OFF	OFF	OFF	-HV	10kΩ
			0	0	0	1	x	Gen.	1	0	0	OFF	ON	OFF	OFF	OFF	OFF	-HV	10kΩ
			0	0	0	1	x	Gen.	1	0	1	ON	OFF	OFF	OFF	OFF	OFF	+HV	10kΩ
			0	0	0	1	x	Gen.	1	1	x	N/A						N/A	

Remark x: Don't care

Table 17

Current mode	CC1	CC0	DRV P ADJ	DRV N ADJ	IOUT[A]	
					P1	N1
0	0	0	0	0	0.5	0.5
			0	1	0.5	0.6
			1	0	0.6	0.5
			1	1	0.6	0.6
1	0	1	0	0	1	1
			0	1	1	1.1
			1	0	1.1	1
			1	1	1.1	1.1
2	1	0	0	0	1.5	1.5
			0	1	1.5	1.6
			1	0	1.6	1.5
			1	1	1.6	1.6
3	1	1	0	0	2	2
			0	1	2	2.1
			1	0	2.1	2
			1	1	2.1	2.1

■ Truth Table

Table 18

VFPCTL			VPP-VFP [V]
[2]	[1]	[0]	
0	0	0	5
0	0	1	5.15
0	1	0	5.3
0	1	1	5.45
1	0	0	5
1	0	1	4.85
1	1	0	4.7
1	1	1	4.55

Table 19

VFNCTL			VFN-VNN [V]
[2]	[1]	[0]	
0	0	0	5
0	0	1	5.15
0	1	0	5.3
0	1	1	5.45
1	0	0	5
1	0	1	4.85
1	1	0	4.7
1	1	1	4.55

Table 20

THPCTL		THP Threshold [degC]	Tx reset function	FAULT Indication
[1]	[0]			
0	0	110	ON	ON
0	1	130	ON	ON
1	0	150	ON	ON
1	1	130	OFF	ON

■ Timing Chart

Control Registers
START[6:0] = n
STOP[6:0] = n+1




Figure 13 An Example of 3LP State Timing Diagram with Register TXACT[x] & RXACT[x] (x=0 to 15)




Figure 14 An Example of 3LP State Timing Diagram with Register BASEDL[7:0] & CHxDL[8:0] (x=0 to 15)

■ Tx propagation delay and rise/fall time definition




Figure 15 Tx Propagation Delay and Rise/fall Time

■ Tx Pulse Width and Delay Control Table

Clock frequency = 100MHz ($T_{CLK}=10ns$)

Table 21 Tx Pulse Width and Delay Control Table

No.	Items		Symbol	Spec			Units	Note
				Min.	Typ.	Max.		
1	Tx pulse width	$N_{DIV}=1$	T_{WIDTH}	10	—	325	ns	$T_{WIDTH} [ns] = N_{DIV} \times T_{CLK} / 2 \times (WIDTHx + 2)$ $WIDTHx (=0 \text{ to } 63)$ is decimal number of $WIDTHx[5:0]$ in memory #x, x=0 to 127
		$N_{DIV}=2$		20	—	650		
		$N_{DIV}=4$		40	—	1300		
2	Tx pulse width resolution	$N_{DIV}=1$	ΔT_{WIDTH}	—	5	—	ns	$\Delta T_{WIDTH} = N_{DIV} \times T_{CLK} / 2$
		$N_{DIV}=2$		—	10	—		
		$N_{DIV}=4$		—	20	—		
3	Base delay Range	$N_{DIV}=1$	D_{BASE}	0.2	—	41	μs	$D_{BASE} = (16 \times N_{DIV} \times BASEDL + 18 \times N_{DIV} + 2) \times T_{CLK}$ $BASEDL (=0 \text{ to } 255)$ is decimal number of $BASEDL[7:0]$
		$N_{DIV}=2$		0.38	—	81.98		
		$N_{DIV}=4$		0.74	—	163.94		
4	Base delay resolution	$N_{DIV}=1$	ΔD_{BASE}	—	0.16	—	μs	$\Delta D_{BASE} = 16 \times N_{DIV} \times T_{CLK}$
		$N_{DIV}=2$		—	0.32	—		
		$N_{DIV}=4$		—	0.64	—		
5	CHx delay delta range (x=0 to 15)	$N_{DIV}=1$	$DD_{CHANNEL}$	0	—	2555	ns	$DD_{CHANNEL} = N_{DIV} \times T_{CLK} / 2 \times CHxDL$ $CHxDL (=0 \text{ to } 511)$ is decimal number of $CHxDL[8:0]$ x=0 to 15
		$N_{DIV}=2$		0	—	5110		
		$N_{DIV}=4$		0	—	10220		
6	CHx delay delta resolution (x=0 to 15)	$N_{DIV}=1$	$\Delta DD_{CHANNEL}$	—	5	—	ns	$\Delta DD_{CHANNEL} = N_{DIV} \times T_{CLK} / 2$
		$N_{DIV}=2$		—	10	—		
		$N_{DIV}=4$		—	20	—		

Remark $N_{DIV}(=1,2,4)$ is internal clock dividing factor with Register CKDIV[1:0].

CKDIV[1:0] = 00 : $N_{DIV} = 1$
 CKDIV[1:0] = 01 : $N_{DIV} = 2$
 CKDIV[1:0] = 10, 11 : $N_{DIV} = 4$

■ Memory Map

Table 22 Memory Map

Memory #	D7	D6	D5	D4	D3	D2	D1	D0
0	CODE0[1:0]		WIDTH0[5:0]					
1	CODE1[1:0]		WIDTH1[5:0]					
2	CODE2[1:0]		WIDTH2[5:0]					
3	CODE3[1:0]		WIDTH3[5:0]					
:	:	:	:					
:	:	:	:					
:	:	:	:					
124	CODE124[1:0]		WIDTH124[5:0]					
125	CODE125[1:0]		WIDTH125[5:0]					
126	CODE126[1:0]		WIDTH126[5:0]					
127	CODE127[1:0]		WIDTH127[5:0]					

- Remark 1.** In Memory Map, each 1-byte code consists of upper 2-bit CODEx[1:0] and lower 6-bit WIDTHx[5:0]. Suffix “x” corresponds to 1-byte Memory number (x=0 to 127).
- CODEx[1:0] stands for an output state of Tx burst as shown in “**Truth Table**”.
 - WIDTHx[5:0] expresses the pulse width (T_{WIDTH}) which is calculated as follows.

$$T_{\text{WIDTH}} [\text{ns}] = N_{\text{DIV}} \times T_{\text{CLK}} / 2 \times (\text{WIDTHx} + 2)$$
 - Where, T_{CLK} is the CLKP/CLKN clock period, WIDTHx(=0 to 63) is decimal number of WIDTHx[5:0] and N_{DIV} (=1,2,4) is internal clock dividing factor with Register CKDIV[1:0].
 - In case of 100MHz CLK,
 CKDIV[1:0]=00 : $N_{\text{DIV}}=1$, $T_{\text{WIDTH}} [\text{ns}]$ is 10ns to 325ns (5ns step).
 CKDIV[1:0]=01 : $N_{\text{DIV}}=2$, $T_{\text{WIDTH}} [\text{ns}]$ is 20ns to 650ns (10ns step).
 CKDIV[1:0]=10,11 : $N_{\text{DIV}}=4$, $T_{\text{WIDTH}} [\text{ns}]$ is 40ns to 1300ns (20ns step).

■ Tx Control Register Function

Table 23 Tx Control Register Function

Items	Register	type	function
WFM read address (start)	START[6:0]	common	Starting address of the waveform memory for generating the Tx waveform pattern
WFM read address (stop)	STOP[6:0]	common	Stop address of the waveform memory for generating the Tx waveform pattern
TX waveform control	INV	common	Inversion control of generating Tx waveform pattern
Wave generation repeat control (1)	MUL-RPT	common	Multiplying factor selection for REPEAT[7:0] (1: $1 \times \text{REPEAT}[7:0]$, 0: $16 \times \text{REPEAT}[7:0]$)
Tx driver current control	CC[1:0]	common	P1/N1 Tx driver current control (00=0.5A, 01=1A, 10=1.5A, 11=2A)
Tx clock dividing	CKDIV[1:0]	common	Internal clock dividing factor "N _{DIV} " selection (00:N _{DIV} =1, 01:N _{DIV} =2, 10 or 11 :N _{DIV} =4)
P1 Driver adjustment	DRVPAJ	common	0: none, 1: Add 0.1A to P1 driver current
N1 Driver adjustment	DRVPAJ	common	0: none, 1: Add 0.1A to N1 driver current
Built-in power supply control for P1	VFP[2:0]	common	VFP[2]=0: VPP1-VFP1 (=5 to 5.45) : $5+0.15 \times \text{VFP}$, VFP is decimal number of VFP[1:0] VFP[2]=1: VPP1-VFP1(=4.55 to 5) : $5-0.15 \times \text{VFP}$, VFP is decimal number of VFP[1:0]
Built-in power supply control for N1	VFN[2:0]	common	VFN[2]=0: VFN1-VNN1 (=5 to 5.45) : $5+0.15 \times \text{VFN}$, VFN is decimal number of VFN[1:0] VFN[2]=1: VFN1-VNN1(=4.55 to 5) : $5-0.15 \times \text{VFN}$, VFN is decimal number of VFN[1:0]
THP detection control	THPCTL[1:0]	common	THP detection control (00: 110°C, 01: 130°C, 10: 150°C, 11: Disabled)
Wave generation Repeat control (2)	REPEAT[7:0]	common	Repeat counts control of Tx waveform pattern generation
Active channel control for Tx	TXACT[15:0]	/channel	Active channel control in Tx, TXACT[x] corresponds to ch(x) in Tx
Active channel control for Rx	RXACT[15:0]	/channel	Active channel control of T/R-SW, RXACT[x] corresponds to TRSW of ch(x)
TX delay control (1)	BASEDL[7:0]	common	Tx offset delay (common to all channel) : $(16 \times \text{N}_{\text{DIV}} \times \text{BASEDL} + 14 \times \text{N}_{\text{DIV}} + 2) \times \text{T}_{\text{CLK}}$ BASEDL(=0 to 255) is decimal number of BASEDL[7:0], T _{CLK} is external clock period.
TX delay control (2)	CHxDL[8:0]	/channel	Tx delay for each channel x (x=0 to 15) : $\text{CHxDL} \times \text{N}_{\text{DIV}} \times \text{T}_{\text{CLK}} / 2$ CHxDL(=0 to 511) is decimal number of CHxDL[8:0] , T _{CLK} is external clock period.

REPEAT[7:0] (Repeat counts control of Tx waveform pattern generation)

REPEAT[7:0] = 00000000 : repeat count = 1

REPEAT[7:0] = 00000001 to 11111110 : repeat count = 1(or 16)×REPEAT[7:0]

REPEAT[7:0] = 11111111 : continuous

■ Tx Control Register MAP

Table 24 Tx Control Register MAP

R#	D7	D6	D5	D4	D3	D2	D1	D0
0	reserved	START[6]	START[5]	START[4]	START[3]	START[2]	START[1]	START[0]
1	reserved	STOP[6]	STOP[5]	STOP[4]	STOP[3]	STOP[2]	STOP[1]	STOP[0]
2	INV	MUL-RPT	CC[1]	CC[0]	CKDIV[1]	CKDIV[0]	THPCTL[1]	THPCTL[0]
3	REPEAT[7]	REPEAT[6]	REPEAT[5]	REPEAT[4]	REPEAT[3]	REPEAT[2]	REPEAT[1]	REPEAT[0]
4	DRVPAJ	VFP[2]	VFP[1]	VFP[0]	DRVNADJ	VFN[2]	VFN[1]	VFN[0]
5	TXACT[15]	TXACT[14]	TXACT[13]	TXACT[12]	TXACT[11]	TXACT[10]	TXACT[9]	TXACT[8]
6	TXACT[7]	TXACT[6]	TXACT[5]	TXACT[4]	TXACT[3]	TXACT[2]	TXACT[1]	TXACT[0]
7	RXACT[15]	RXACT[14]	RXACT[13]	RXACT[12]	RXACT[11]	RXACT[10]	RXACT[9]	RXACT[8]
8	RXACT[7]	RXACT[6]	RXACT[5]	RXACT[4]	RXACT[3]	RXACT[2]	RXACT[1]	RXACT[0]
9	BASEDL[7]	BASEDL[6]	BASEDL[5]	BASEDL[4]	BASEDL[3]	BASEDL[2]	BASEDL[1]	BASEDL[0]
10	CH0DL[8]	CH0DL[7]	CH0DL[6]	CH0DL[5]	CH0DL[4]	CH0DL[3]	CH0DL[2]	CH0DL[1]
11	CH0DL[0]	CH1DL[8]	CH1DL[7]	CH1DL[6]	CH1DL[5]	CH1DL[4]	CH1DL[3]	CH1-DL[2]
12	CH1DL[1]	CH1DL[0]	CH2DL[8]	CH2DL[7]	CH2DL[6]	CH2DL[5]	CH2DL[4]	CH2DL[3]
13	CH2DL[2]	CH2DL[1]	CH2DL[0]	CH3DL[8]	CH3DL[7]	CH3DL[6]	CH3DL[5]	CH3DL[4]
14	CH3DL[3]	CH3DL[2]	CH3DL[1]	CH3DL[0]	CH4DL[8]	CH4DL[7]	CH4DL[6]	CH4DL[5]
15	CH4DL[4]	CH4DL[3]	CH4DL[2]	CH4DL[1]	CH4DL[0]	CH5DL[8]	CH5DL[7]	CH5DL[6]
16	CH5DL[5]	CH5DL[4]	CH5DL[3]	CH5DL[2]	CH5DL[1]	CH5DL[0]	CH6DL[8]	CH6DL[7]
17	CH6DL[6]	CH6DL[5]	CH6DL[4]	CH6DL[3]	CH6DL[2]	CH6DL[1]	CH6DL[0]	CH7DL[8]
18	CH7DL[7]	CH7DL[6]	CH7DL[5]	CH7DL[4]	CH7DL[3]	CH7DL[2]	CH7DL[1]	CH7DL[0]
19	CH8DL[8]	CH8DL[7]	CH8DL[6]	CH8DL[5]	CH8DL[4]	CH8DL[3]	CH8DL[2]	CH8DL[1]
20	CH8DL[0]	CH9DL[8]	CH9DL[7]	CH9DL[6]	CH9DL[5]	CH9DL[4]	CH9DL[3]	CH9-DL[2]
21	CH9DL[1]	CH9DL[0]	CH10DL[8]	CH10DL[7]	CH10DL[6]	CH10DL[5]	CH10DL[4]	CH10DL[3]
22	CH10DL[2]	CH10DL[1]	CH10DL[0]	CH11DL[8]	CH11DL[7]	CH11DL[6]	CH11DL[5]	CH11DL[4]
23	CH11DL[3]	CH11DL[2]	CH11DL[1]	CH11DL[0]	CH12DL[8]	CH12DL[7]	CH12DL[6]	CH12DL[5]
24	CH12DL[4]	CH12DL[3]	CH12DL[2]	CH12DL[1]	CH12DL[0]	CH13DL[8]	CH13DL[7]	CH13DL[6]
25	CH13DL[5]	CH13DL[4]	CH13DL[3]	CH13DL[2]	CH13DL[1]	CH13DL[0]	CH14DL[8]	CH14DL[7]
26	CH14DL[6]	CH14DL[5]	CH14DL[4]	CH14DL[3]	CH14DL[2]	CH14DL[1]	CH14DL[0]	CH15DL[8]
27	CH15DL[7]	CH15DL[6]	CH15DL[5]	CH15DL[4]	CH15DL[3]	CH15DL[2]	CH15DL[1]	CH15DL[0]

■ CRC and Error Register

Table 25 CRC, Calculated CRC and ERROR Register MAP

Register	D7	D6	D5	D4	D3	D2	D1	D0
CRC	CRC[7:0]							
Calculated CRC	DSUM[7:0]							
Error	ERROR[7:0]							

Table 26 CRC, Calculated CRC and ERROR Register Function

CRC[7:0]	Transferred CRC data in SDATA. CRC initial value = 00000000 CRC Polynomial equation is $X^8+X^5+X^4+1$
DSUM[7:0]	Calculated CRC values with transferred SDATA signal.
ERROR[7:0]	When Error has occurred, ERROR register corresponding to error type is set to be "1". ERROR[7:3] : Not used. ERROR[2]: threshold over of the junction temperature set in advance ERROR[1]: start and stop address for Tx waveform pattern generation are same. ERROR[0]: SPI transfer error (CRC un-match) has occurred

Remark Error[7:0] are cleared when IC is powered on or "EN" becomes from "high" to "low" (fall edge).

■ Pin Configuration

Table 27 Pin Configuration

No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name	No.	pin name
A1	GND	C1	GND	E1	CSN	G1	SDOUT	J1	SCLKN	L1	GND	N1	VLL	Q1	VDD	S1	GND	U1	GND
A2	VFP	C2	GND	E2	CSP	G2	SDATAP	J2	VDD	L2	CLKN	N2	VLL	Q2	EN	S2	GND	U2	VFP
A3	VPP	C3	GND(T)	E3	GND(T)	G3	GND(T)	J3	GND(T)	L3	GND(T)	N3	GND(T)	Q3	GND(T)	S3	GND(T)	U3	VPP
A4	VPP	C4	GND(T)	E4	GND(T)	G4	GND(T)	J4	GND(T)	L4	GND(T)	N4	GND(T)	Q4	GND(T)	S4	GND(T)	U4	VPP
A5	VPP	C5	GND(T)	E5	GND(T)	G5	GND(T)	J5	GND(T)	L5	GND(T)	N5	GND(T)	Q5	GND(T)	S5	GND(T)	U5	VPP
A6	VPP	C6	GND(T)	E6	GND(T)	—	—	—	—	—	—	—	—	Q6	GND(T)	S6	GND(T)	U6	VPP
A7	VFP	C7	GND(T)	E7	GND(T)	G7	GND(T)	J7	GND(T)	L7	GND(T)	N7	GND(T)	Q7	GND(T)	S7	GND(T)	U7	VFP
A8	GND	C8	GND(T)	E8	GND(T)	G8	GND(T)	J8	GND(T)	L8	GND(T)	N8	GND(T)	Q8	GND(T)	S8	GND(T)	U8	GND
A9	VFN	C9	GND(T)	E9	GND(T)	G9	GND(T)	J9	GND(T)	L9	GND(T)	N9	GND(T)	Q9	GND(T)	S9	GND(T)	U9	VFN
A10	VNN	C10	GND(T)	E10	GND(T)	G10	GND(T)	J10	GND(T)	L10	GND(T)	N10	GND(T)	Q10	GND(T)	S10	GND(T)	U10	VNN
A11	VNN	C11	GND(T)	E11	GND(T)	G11	GND(T)	J11	GND(T)	L11	GND(T)	N11	GND(T)	Q11	GND(T)	S11	GND(T)	U11	VNN
A12	VNN	C12	GND(T)	E12	GND(T)	G12	GND(T)	J12	GND(T)	L12	GND(T)	N12	GND(T)	Q12	GND(T)	S12	GND(T)	U12	VNN
A13	VNN	C13	GND(T)	E13	GND(T)	G13	GND(T)	J13	GND(T)	L13	GND(T)	N13	GND(T)	Q13	GND(T)	S13	GND(T)	U13	VNN
A14	VFN	C14	GND(T)	E14	GND(T)	—	—	—	—	—	—	—	—	Q14	GND(T)	S14	GND(T)	U14	VFN
A15	GND	C15	LVOUT1	E15	GND(T)	G15	GND(T)	J15	GND(T)	L15	GND(T)	N15	GND(T)	Q15	GND(T)	S15	LVOUT14	U15	GND
A16	LVOUT2	C16	LVOUT4	E16	GND(T)	G16	GND(T)	J16	GND(T)	L16	GND(T)	N16	GND(T)	Q16	GND(T)	S16	LVOUT11	U16	LVOUT13
A17	LVOUT5	C17	LVOUT7	E17	GND(T)	G17	GND(T)	J17	GND(T)	L17	GND(T)	N17	GND(T)	Q17	GND(T)	S17	LVOUT8	U17	LVOUT10
A18	GND	C18	GND	E18	HVOUT2	G18	HVOUT6	J18	VDD	L18	VSS	N18	HVOUT9	Q18	HVOUT13	S18	GND	U18	GND
A19	GND	C19	HVOUT0	E19	HVOUT3	G19	HVOUT7	J19	VDD	L19	VSS	N19	HVOUT8	Q19	HVOUT12	S19	HVOUT15	U19	GND
B1	GND	D1	SPIEN	F1	VSS	H1	SDATAN	K1	VDD	M1	TRIG	P1	CLKIF	R1	GND	T1	GND		
B2	GND	D2	GND	F2	VSS	H2	SCLKP	K2	CLKP	M2	GND	P2	VDD	R2	GND	T2	GND		
B3	VPP	D3	GND(T)	F3	GND(T)	H3	GND(T)	K3	GND(T)	M3	GND(T)	P3	GND(T)	R3	GND(T)	T3	VPP		
B4	VPP	D4	GND(T)	F4	GND(T)	H4	GND(T)	K4	GND(T)	M4	GND(T)	P4	GND(T)	R4	GND(T)	T4	VPP		
B5	VPP	D5	GND(T)	F5	GND(T)	H5	GND(T)	K5	GND(T)	M5	GND(T)	P5	GND(T)	R5	GND(T)	T5	VPP		
B6	VPP	D6	GND(T)	F6	GND(T)	—	—	—	—	—	—	—	—	R6	GND(T)	T6	VPP		
B7	GND	D7	GND(T)	—	—	H7	GND(T)	K7	GND(T)	M7	GND(T)	—	—	R7	GND(T)	T7	GND		
B8	GND	D8	GND(T)	—	—	H8	GND(T)	K8	GND(T)	M8	GND(T)	—	—	R8	GND(T)	T8	GND		
B9	GND	D9	GND(T)	—	—	H9	GND(T)	K9	GND(T)	M9	GND(T)	—	—	R9	GND(T)	T9	GND		
B10	VNN	D10	GND(T)	—	—	H10	GND(T)	K10	GND(T)	M10	GND(T)	—	—	R10	GND(T)	T10	VNN		
B11	VNN	D11	GND(T)	—	—	H11	GND(T)	K11	GND(T)	M11	GND(T)	—	—	R11	GND(T)	T11	VNN		
B12	VNN	D12	GND(T)	—	—	H12	GND(T)	K12	GND(T)	M12	GND(T)	—	—	R12	GND(T)	T12	VNN		
B13	VNN	D13	GND(T)	—	—	H13	GND(T)	K13	GND(T)	M13	GND(T)	—	—	R13	GND(T)	T13	VNN		
B14	GND	D14	GND(T)	—	—	—	—	—	—	—	—	—	—	R14	GND(T)	T14	GND		
B15	LVOUT0	D15	GND(T)	F15	GND(T)	H15	GND(T)	K15	GND(T)	M15	GND(T)	P15	GND(T)	R15	GND(T)	T15	LVOUT15		
B16	LVOUT3	D16	GND(T)	F16	GND(T)	H16	GND(T)	K16	GND(T)	M16	GND(T)	P16	GND(T)	R16	GND(T)	T16	LVOUT12		
B17	LVOUT6	D17	GND(T)	F17	GND(T)	H17	GND(T)	K17	GND(T)	M17	GND(T)	P17	GND(T)	R17	GND(T)	T17	LVOUT9		
B18	GND	D18	GND	F18	HVOUT4	H18	GND	K18	GND	M18	GND	P18	HVOUT11	R18	GND	T18	GND		
B19	GND	D19	HVOUT1	F19	HVOUT5	H19	GND	K19	FAULT	M19	GND	P19	HVOUT10	R19	HVOUT14	T19	GND		

■ Pin Configuration (MAP)

TOP VIEW

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A	GND	VFP	VPP	VPP	VPP	VPP	VFP	GND	VFN	VNN	VNN	VNN	VNN	VFN	GND	LVOUT2	LVOUT5	GND	GND
B	GND	GND	VPP	VPP	VPP	VPP	GND	GND	GND	VNN	VNN	VNN	VNN	GND	LVOUT0	LVOUT3	LVOUT6	GND	GND
C	GND	GND	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	LVOUT1	LVOUT4	LVOUT7	GND	HVOUT0
D	SPIEN	GND	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND	HVOUT1
E	CSN	CSP	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	HVOUT2	HVOUT3
F	VSS	VSS	GND(T)	GND(T)	GND(T)	GND(T)	–	–	–	–	–	–	–	–	GND(T)	GND(T)	GND(T)	HVOUT4	HVOUT5
G	SDOUT	SDATAP	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	HVOUT6	HVOUT7
H	SDATAN	SCLKP	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND	GND
J	SCLKN	VDD	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	VDD	VDD
K	VDD	CLKP	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND	FAULT
L	GND	CLKN	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	VSS	VSS
M	TRIG	GND	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND	GND
N	VLL	VLL	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	–	GND(T)	GND(T)	GND(T)	HVOUT9	HVOUT8
P	CLKIF	VDD	GND(T)	GND(T)	GND(T)	–	–	–	–	–	–	–	–	–	GND(T)	GND(T)	GND(T)	HVOUT11	HVOUT10
Q	VDD	EN	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	HVOUT13	HVOUT12
R	GND	GND	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND	HVOUT14
S	GND	GND	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	GND(T)	LVOUT14	LVOUT11	LVOUT8	GND	HVOUT15
T	GND	GND	VPP	VPP	VPP	VPP	GND	GND	GND	VNN	VNN	VNN	VNN	GND	LVOUT15	LVOUT12	LVOUT9	GND	GND
U	GND	VFP	VPP	VPP	VPP	VPP	VFP	GND	VFN	VNN	VNN	VNN	VNN	VFN	GND	LVOUT13	LVOUT10	GND	GND

Figure 16 Pin Configuration

■ Pin Description

Table 28

Pin name	Function	Pin name	Function
VPP	Positive high voltage power supply (0 to +100V)	CLKP	Positive clock input (up to 100MHz)
VFP	Built-in power supply for P-MOS (P1) gate drive	CLKN	Negative clock Input (up to 100MHz)
VNN	Negative high voltage power supply (0 to -100V)	TRIG	Tx Trigger signal
VFN	Built-in power supply for N-MOS (N1) gate drive	CLKIF	Clock I/F selection: H=CMOS, L=LVDS (50kΩ internal pull-down)
GND	Logic and Drive power ground (0V)	CSP	Positive SPI Chip Select signal
GND(T)	Ground for Thermal heat sink	CSN	Positive SPI Chip Select signal
VLL	Positive low voltage power supply (+2.5 ~ 3.3V)	SDATAP	Positive SPI serial input data
VDD	Positive low voltage power supply (+5V)	SDATAN	Negative SPI serial input data
VSS	Negative low voltage power supply (-5V)	SCLKP	Positive SPI clock (up to 100MHz)
EN	Control of chip enable, H=disable, L=enable (50kΩ internal pull-up)	SCLKN	Negative SPI clock (up to 100MHz)
Fault	Fault output flag, Open N-MOS drain	SDOUT	SPI serial output data (tri-state)
—	—	SPIEN	Control of SPI Receiver Enable, H=disable, L=enable (50kΩ internal pull-up)
HVOUT0	High voltage output of channel 0	LVOUT0	Low voltage output of channel 0
HVOUT1	High voltage output of channel 1	LVOUT1	Low voltage output of channel 1
HVOUT2	High voltage output of channel 2	LVOUT2	Low voltage output of channel 2
HVOUT3	High voltage output of channel 3	LVOUT3	Low voltage output of channel 3
HVOUT4	High voltage output of channel 4	LVOUT4	Low voltage output of channel 4
HVOUT5	High voltage output of channel 5	LVOUT5	Low voltage output of channel 5
HVOUT6	High voltage output of channel 6	LVOUT6	Low voltage output of channel 6
HVOUT7	High voltage output of channel 7	LVOUT7	Low voltage output of channel 7
HVOUT8	High voltage output of channel 8	LVOUT8	Low voltage output of channel 8
HVOUT9	High voltage output of channel 9	LVOUT9	Low voltage output of channel 9
HVOUT10	High voltage output of channel 10	LVOUT10	Low voltage output of channel 10
HVOUT11	High voltage output of channel 11	LVOUT11	Low voltage output of channel 11
HVOUT12	High voltage output of channel 12	LVOUT12	Low voltage output of channel 12
HVOUT13	High voltage output of channel 13	LVOUT13	Low voltage output of channel 13
HVOUT14	High voltage output of channel 14	LVOUT14	Low voltage output of channel 14
HVOUT15	High voltage output of channel 15	LVOUT15	Low voltage output of channel 15

■ Package

Table 29 Package Drawing Codes

Package Name	Dimension	Tray	Marking	Land	Packing
BGA-330(1313)A	RA330-A-P-SD	RA330-A-T-SD	RA330-A-M-SD	RA330-A-L-SD	RA330-A-K-SD

■ Storage, Mounting

1. Storage Conditions

- 1.1 The storage location should be kept at 5 to 35 °C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- 1.2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125 °C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

2. Reflow soldering

The temperature rise may be different in the resin and a terminal part due to the reflow soldering. It is necessary to check the package surface temperature (resin) before setting the temperature profile.

Figure 17 shows the resistance to soldering heat condition for package (Reflow method).

Confirm the heat resistance of the package shown below. (Based on JEDEC J-STD-020).







Figure 17 Resistance to Soldering Heat Condition for Package (Reflow Method)

■ Important Notice

1. ABLIC Inc. warrants performance of its hardware products (hereinafter called “products”) to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
2. Should any claim be made within one month of product delivery about products’ failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before of such claim shall not be counted for such response.
3. ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
4. ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
5. In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user’s units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
6. No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
7. The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
8. Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
9. Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.



■ Cautions

1. Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
 - 1.1 Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
 - 1.2 Those who touch products such as work platform, machine, measurement/test equipment should be grounded.
 - 1.3 Those who deal with products should be grounded through a large series impedance around 100kΩ to 1MΩ.
 - 1.4 Prevent friction with other materials made with high polymer.
 - 1.5 Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
 - 1.6 Avoid dealing with or storing products in an extremely arid environment.
2. "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
3. Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
4. Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
5. Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.





No. RA330-A-P-SD-1.0

TITLE	BGA330-A-PKG Dimensions
No.	RA330-A-P-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	



(Direction of IC in tray)





DETAIL LEFT END TAB

DETAIL RIGHT END TAB

No. RA330-A-T-SD-1.0


TITLE	BGA330-A-Tray		
No.	RA330-A-T-SD-1.0		
ANGLE		QTY.	119
UNIT	mm		
ABLIC Inc.			



- (1) to (10) : Product code
(11) , (12) : Quality control code
(13) : Year of assembly
(14) : Month of assembly
(15) : Week of assembly
(16) to (25) : Quality control code
(A) : 1-pin mark


No. RA330-A-M-SD-1.0

TITLE	BGA330-A-Markings		
No.	RA330-A-M-SD-1.0		
ANGLE			
UNIT		TYPE	LASER
ABLIC Inc.			



No. RA330-A-L-SD-1.0

TITLE	BGA330-A -Land Recommendation
No.	RA330-A-L-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	



TITLE	BGA330-A -Packing Procedure
No.	RA330-A-K-SD-1.0
ANGLE	
UNIT	
ABLIC Inc.	

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07