

The ABLIC Inc. HDL6V5541 is a four-channel, unconditional five-level, high-voltage, high-speed pulser with active ground damping for medical ultrasound imaging applications.

The HDL6V5541 consists of logic interfaces, level translators, MOSFET gate drive buffers employing direct coupling topology, high-voltage, high-current MOSFETs, and active T/R switches.

The HDL6V5541 adopts a 3-to-6 decoder with user-selectable clock/transparent mode control.

## Functions

- 4-channel, 5-level pulser with active ground damping and active T/R switch with 3-input/channel

## Features

- 0 to  $\pm 100\text{V}$  output voltage
- $\pm 2.0\text{A}$  source and sink peak current without output blocking high-voltage (HV) diodes
- $\pm 1.4\text{A}$  source and sink peak current with  $\pm 0.6\text{A}$  active clamping with output blocking HV diodes
- $\pm 1.0\text{A}$  source and sink peak current for active ground damping with output blocking HV diodes
- $500\Omega$  ( $\pm 50\text{mA}$ ) active ground damping without output blocking HV diodes (Analog SW type)
- Mutually symmetrical positive and negative pulse waveforms for low 2<sup>nd</sup> order distortion
- 3-to-6 decoder with clock/transparent mode control
- $10\Omega$  active T/R switch with logic-input/direct-input mode control
- Up to 20MHz operation frequency (@ $\pm 60\text{V}$  output, 220pF load)
- 1.8V to 5V CMOS logic interface
- Noise-cut low-voltage (LV) diodes at each output
- 4-mode output drive current control for power saving
- Thermal protection
- Latch-up free, low crosstalk between channels by SOI CMOS technology
- 64-lead 9x9mm QFN package (RoHS compliant)




Fig.1 Block diagram

## 1. Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units	Condition
1	Positive logic supply	V <sub>LL</sub>	-0.4 to +7	V	
2	Positive logic and level translator supply	V <sub>DD</sub>	-0.4 to +7	V	
3	Negative logic and level translator supply	V <sub>SS</sub>	-7 to +0.4	V	
4	Differential high voltage supplies	(V <sub>PP1</sub> - V <sub>NN1</sub> ), (V <sub>PP2</sub> - V <sub>NN2</sub> )	+210	V	
5	Positive high voltage supplies	V <sub>PP1</sub> , V <sub>PP2</sub>	-0.5 to +105	V	
6	Negative high voltage supplies	V <sub>NN1</sub> , V <sub>NN2</sub>	-105 to +0.5	V	
7	V <sub>PP1</sub> to V <sub>PP2</sub> voltage difference	(V <sub>PP1</sub> -V <sub>PP2</sub> )	-105 to +105	V	HV <sub>OUTX</sub> =HiZ or GND
			-0.5 to +105	V	Other than above
8	V <sub>NN1</sub> to V <sub>NN2</sub> voltage difference	(V <sub>NN1</sub> -V <sub>NN2</sub> )	-105 to +105	V	HV <sub>OUTX</sub> =HiZ or GND
			-105 to +0.5	V	Other than above
9	High voltage outputs (x=1~4)*	HV <sub>OUTX</sub>	-105 to +105	V	
10	Floating gate drive voltages	(V <sub>PP1</sub> - V <sub>FP1</sub> ), (V <sub>PP2</sub> - V <sub>FP2</sub> ), (V <sub>NN2</sub> - V <sub>FP3</sub> ), (V <sub>FN1</sub> - V <sub>NN1</sub> ), (V <sub>FN2</sub> - V <sub>NN2</sub> ), (V <sub>FN3</sub> - V <sub>PP2</sub> )	-0.4 to +7	V	
11	THP (Thermal Protection) output	THP	-0.4 to +7	V	
12	All Logic input voltages (x=1~4, y=0~2)	IN <sub>x_y</sub> , SWIN <sub>x</sub> , SWISEL, EN, CLK, CLKEN, CC1, CC0, ATHP	-0.4 to +7	V	
13	Operating junction temperature	T <sub>Jop</sub>	-20 to +150	°C	
14	Storage temperature	T <sub>STG</sub>	-55 to +150	°C	
15	Maximum power dissipation	P <sub>Dmax</sub>	4	W	

Note: \* Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

## 2. Operating Supply Voltages, Conditions, and Circuits (Recommended)

### 2.1 Operating Supply Voltages and Conditions

Table 2 Recommended Operating Supply Voltages and Conditions

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	Logic voltage supply	V <sub>LL</sub>	2.4	2.5 to 5	V <sub>DD</sub>	V	Clock mode (≤80MHz)
			2.6	2.7 to 5	V <sub>DD</sub>	V	Clock mode (≤100MHz)
			1.7	1.8 to 5	V <sub>DD</sub>	V	Transparent mode
2	Differential high voltage supply	(V <sub>PP1</sub> - V <sub>NN1</sub> ), (V <sub>PP2</sub> - V <sub>NN2</sub> )	0	-	200	V	
3	Positive high voltage supply	V <sub>PP1</sub> , V <sub>PP2</sub>	0	-	100	V	
4	Negative high voltage supply	V <sub>NN1</sub> , V <sub>NN2</sub>	-100	-	0	V	
5	V <sub>PP1</sub> to V <sub>PP2</sub> voltage difference	(V <sub>PP1</sub> -V <sub>PP2</sub> )	0	-	100	V	
6	V <sub>NN1</sub> to V <sub>NN2</sub> voltage difference	(V <sub>NN1</sub> -V <sub>NN2</sub> )	-100	-	0	V	

Table 2 Recommended Operating Supply Voltages and Conditions (cont.)

No	Items	Symbol	Min	Typ	Max	Units	Condition
7	Positive logic and level translator supply	V <sub>DD</sub>	4.75	5	5.25	V	
8	Negative logic and level translator supply	V <sub>SS</sub>	-5.25	-5	-4.75	V	
9	P-ch floating gate drive supply 1	V <sub>FP1</sub>	V <sub>PP1</sub> -5.25	V <sub>PP1</sub> -5	V <sub>PP1</sub> -4.75	V	
10	P-ch floating gate drive supply 2	V <sub>FP2</sub>	V <sub>PP2</sub> -5.25	V <sub>PP2</sub> -5	V <sub>PP2</sub> -4.75	V	
11	P-ch floating gate drive supply 3	V <sub>FP3</sub>	V <sub>NN2</sub> -5.25	V <sub>NN2</sub> -5	V <sub>NN2</sub> -4.75	V	
12	N-ch floating gate drive supply 1	V <sub>FN1</sub>	V <sub>NN1</sub> +4.75	V <sub>NN1</sub> +5	V <sub>NN1</sub> +5.25	V	
13	N-ch floating gate drive supply 2	V <sub>FN2</sub>	V <sub>NN2</sub> +4.75	V <sub>NN2</sub> +5	V <sub>NN2</sub> +5.25	V	
14	N-ch floating gate drive supply 3	V <sub>FN3</sub>	V <sub>PP2</sub> +4.75	V <sub>PP2</sub> +5	V <sub>PP2</sub> +5.25	V	
15	High-level logic input voltage	V <sub>IH</sub>	0.8V <sub>LL</sub>	-	V <sub>LL</sub>	V	
16	Low-level logic input voltage	V <sub>IL</sub>	0	-	0.2V <sub>LL</sub>	V	
17	IC substrate voltage *	V <sub>SUB</sub>	-	0	-	V	
18	Slew rate limit of V <sub>PPX</sub> , V <sub>NNX</sub> (x=1,2)	SR <sub>MAX</sub>	-	-	25	V/ms	
19	Operating Free-air Temperature	T <sub>A</sub>	0	25	75	°C	

Note: \* Substrate bottom is internally connected to the central thermal pad on the bottom of the package.  
It must be soldered to the ground.

## 2.2 Power-Up/Down Sequence

### Power-Up Sequence

1	V <sub>LL</sub>
2	V <sub>DD</sub> , V <sub>SS</sub>
3	Set EN=1 (HV <sub>OUTX</sub> =HiZ)
4	(V <sub>PP1</sub> -V <sub>FP1</sub> ), (V <sub>PP2</sub> -V <sub>FP2</sub> ), (V <sub>NN2</sub> -V <sub>FP3</sub> ), (V <sub>FN1</sub> -V <sub>NN1</sub> ), (V <sub>FN2</sub> -V <sub>NN2</sub> ), (V <sub>FN3</sub> -V <sub>PP2</sub> )
5	V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
6	Logic control signals

### Power-Down Sequence

1	Set EN=1 (HV <sub>OUTX</sub> =HiZ)
2	V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
3	(V <sub>PP1</sub> -V <sub>FP1</sub> ), (V <sub>PP2</sub> -V <sub>FP2</sub> ), (V <sub>NN2</sub> -V <sub>FP3</sub> ), (V <sub>FN1</sub> -V <sub>NN1</sub> ), (V <sub>FN2</sub> -V <sub>NN2</sub> ), (V <sub>FN3</sub> -V <sub>PP2</sub> )
4	V <sub>DD</sub> , V <sub>SS</sub>
5	V <sub>LL</sub>

### High-voltage Change Sequence during operation

1	Set EN=1 (HV <sub>OUTX</sub> =HiZ)
2	Change V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
3	Logic control signals

Note: It is indispensable to avoid the occurrence of the excessive voltage beyond the maximum rating in applying and cutting of the power supplies.

## 2.3 Application Circuits

(a) Clock Mode (CLKEN=0, CLK=100MHz)




Fig. 2-(a) Typical Application Circuit-1  
(Clock Mode)

Note:

1. Power supply pins,  $V_{PPX}/V_{NNX}$  ( $x=1,2$ ), can draw fast transient currents up to  $\pm 2.0A$ . Therefore, ceramic capacitors of  $0.1\mu F$  to  $1\mu F$  (C1~8) should be connected as close to the pins as possible for bypassing purpose.
2. Ceramic capacitors of  $\geq 16V$   $0.1\mu F$  to  $1\mu F$  (C9~20) also should be connected between each floating voltage pin,  $V_{FPY}/V_{FNY}$  ( $y=1\sim 3$ ) and power supply pin for bypassing purpose. Connect those as close to the pins as possible.
3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
4. The thermal tab on the bottom of the package must be connected to the GND.
5. **[PRECAUTION]** External high-voltage clamp diodes between  $HV_{OUTx}$  and  $V_{PP1}/V_{NN1}$  (highest voltage) as shown in Fig.2-(a) are strongly recommended to avoid excessive voltage overshoot caused by a reflection from a probe.

(b) Transparent Mode (CLKEN=1, CLK=0)




Fig. 2(b) Typical Application Circuit-2  
(Transparent Mode)

**Note:**

1. Power supply pins,  $V_{PPX}/V_{NNX}$  ( $x=1,2$ ), can draw fast transient currents up to  $\pm 2.0A$ . Therefore, ceramic capacitors of  $0.1\mu F$  to  $1\mu F$  (C1~8) should be connected as close to the pins as possible for bypassing purpose.
2. Ceramic capacitors of  $\geq 16V$   $0.1\mu F$  to  $1\mu F$  (C9~20) also should be connected between each floating voltage pin,  $V_{FPY}/V_{FNY}$  ( $y=1\sim 3$ ) and power supply pin for bypassing purpose. Connect those as close to the pins as possible.
3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
4. The thermal tab on the bottom of the package must be connected to the GND.
5. **[PRECAUTION]** External high-voltage clamp diodes between  $HV_{OUTx}$  and  $V_{PP1}/V_{NN1}$  (highest voltage) as shown in Fig.2(b) are strongly recommended to avoid excessive voltage overshoot caused by a reflection from a probe.

### 3. Electrical Characteristics

#### 3.1 Clock Mode (CLKEN=0, CLK=100MHz)

##### DC Characteristics

Table 3 DC Characteristics (Clock mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $V_{FPX}=V_{PPX}-5V$ ,  $V_{FP3}=V_{NN2}-5V$ ,  $V_{FNX}=V_{NNX}+5V$ ,  $V_{FN3}=V_{PP2}+5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, CLK=100MHz, CLKEN=0, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input logic high current	$I_{IH}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, SWINx
			-	66	-	$\mu A$	ATHP, SWISEL 50k $\Omega$ internal pull-down resistor
2	Input logic low current	$I_{IL}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, CLK, ATHP, SWISEL
			-	66	-	$\mu A$	EN, CC1, CC0, CLKEN, SWINx 50k $\Omega$ internal pull-up resistor
3	Input logic capacitance	$C_{IN}$	-	2	-	pF	-
4	$V_{LL}$ current	$I_{LLQD}$	-	0.53	-	mA	Quiescent current-1  EN=1(Disable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$  INx_y=0 (x=1~4, y=0~2)
5	$V_{DD}$ current	$I_{DDQD}$	-	10	-	mA	
6	$V_{SS}$ current	$I_{SSQD}$	-	0.10	-	mA	
7	$V_{PP1}$ current	$I_{PP1QD}$	-	0	-	$\mu A$	
8	$V_{NN1}$ current	$I_{NN1QD}$	-	0	-	$\mu A$	
9	$V_{PP2}$ current	$I_{PP2QD}$	-	0.15	-	mA	
10	$V_{NN2}$ current	$I_{NN2QD}$	-	0.12	-	mA	
11	$V_{FP1}$ current	$I_{FP1QD}$	-	0	-	$\mu A$	
12	$V_{FP2}$ current	$I_{FP2QD}$	-	0.08	-	mA	
13	$V_{FP3}$ current	$I_{FP3QD}$	-	0	-	$\mu A$	
14	$V_{FN1}$ current	$I_{FN1QD}$	-	0	-	$\mu A$	
15	$V_{FN2}$ current	$I_{FN2QD}$	-	0.05	-	mA	
16	$V_{FN3}$ current	$I_{FN3QD}$	-	0	-	$\mu A$	
17	$V_{LL}$ current	$I_{LLQE}$	-	0.60	-	mA	Quiescent current-2  EN=0(Enable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$  INx_y=0 (x=1~4, y=0~2)
18	$V_{DD}$ current	$I_{DDQE}$	-	10	-	mA	
19	$V_{SS}$ current	$I_{SSQE}$	-	0.10	-	mA	
20	$V_{PP1}$ current	$I_{PP1QE}$	-	0	-	$\mu A$	
21	$V_{NN1}$ current	$I_{NN1QE}$	-	0	-	$\mu A$	
22	$V_{PP2}$ current	$I_{PP2QE}$	-	0.15	-	mA	
23	$V_{NN2}$ current	$I_{NN2QE}$	-	0.12	-	mA	
24	$V_{FP1}$ current	$I_{FP1QE}$	-	0	-	$\mu A$	
25	$V_{FP2}$ current	$I_{FP2QE}$	-	0.08	-	mA	
26	$V_{FP3}$ current	$I_{FP3QE}$	-	0	-	$\mu A$	
27	$V_{FN1}$ current	$I_{FN1QE}$	-	0	-	$\mu A$	
28	$V_{FN2}$ current	$I_{FN2QE}$	-	0.05	-	mA	
29	$V_{FN3}$ current	$I_{FN3QE}$	-	0	-	$\mu A$	

Table 3 DC Characteristics (Clock mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
30	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.80	-	mA	Operating current-1 4-channel active Bipolar 3-level 1-cycle f=5MHz, PRT=200 $\mu$ s V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-60V EN=0, ATHP=0 Current mode=4
31	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	13	-	mA	
32	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	2.8	-	mA	
33	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	0.50	-	mA	
34	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	0.85	-	mA	
35	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	0.15	-	mA	
36	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	0.12	-	mA	
37	V <sub>FP1</sub> current	I <sub>FP1PW</sub>	-	0.02	-	mA	
38	V <sub>FP2</sub> current	I <sub>FP2PW</sub>	-	0.08	-	mA	
39	V <sub>FP3</sub> current	I <sub>FP3PW</sub>	-	0	-	$\mu$ A	
40	V <sub>FN1</sub> current	I <sub>FN1PW</sub>	-	0.01	-	mA	
41	V <sub>FN2</sub> current	I <sub>FN2PW</sub>	-	0.05	-	mA	
42	V <sub>FN3</sub> current	I <sub>FN3PW</sub>	-	0	-	$\mu$ A	
43	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.60	-	mA	Operating current-2 4-channel active Bipolar 5-level 1-cycle f=3.3MHz, PRT=200 $\mu$ s V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-30V EN=0, ATHP=0 Current mode=4 See Fig.6
44	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	13	-	mA	
45	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	2.8	-	mA	
46	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	0.40	-	mA	
47	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	0.50	-	mA	
48	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	0.25	-	mA	
49	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	0.40	-	mA	
50	V <sub>FP1</sub> current	I <sub>FP1PW</sub>	-	0.02	-	mA	
51	V <sub>FP2</sub> current	I <sub>FP2PW</sub>	-	0.10	-	mA	
52	V <sub>FP3</sub> current	I <sub>FP3PW</sub>	-	0.01	-	mA	
53	V <sub>FN1</sub> current	I <sub>FN1PW</sub>	-	0.01	-	mA	
54	V <sub>FN2</sub> current	I <sub>FN2PW</sub>	-	0.07	-	mA	
55	V <sub>FN3</sub> current	I <sub>FN3PW</sub>	-	0.01	-	mA	
56	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	0.70	-	mA	Operating current-3 4-channel active Bipolar 3-level Continuous Current mode=4 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
57	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	20	-	mA	
58	V <sub>SS</sub> current	I <sub>SSCW4</sub>	-	5.0	-	mA	
59	V <sub>PP1</sub> current	I <sub>PP1CW4</sub>	-	0	-	$\mu$ A	
60	V <sub>NN1</sub> current	I <sub>NN1CW4</sub>	-	0	-	$\mu$ A	
61	V <sub>PP2</sub> current	I <sub>PP2CW4</sub>	-	76	-	mA	
62	V <sub>NN2</sub> current	I <sub>NN2CW4</sub>	-	71	-	mA	
63	V <sub>FP1</sub> current	I <sub>FP1CW4</sub>	-	0	-	$\mu$ A	
64	V <sub>FP2</sub> current	I <sub>FP2CW4</sub>	-	15	-	mA	
65	V <sub>FP3</sub> current	I <sub>FP3CW4</sub>	-	5.5	-	mA	
66	V <sub>FN1</sub> current	I <sub>FN1CW4</sub>	-	0	-	$\mu$ A	
67	V <sub>FN2</sub> current	I <sub>FN2CW4</sub>	-	10	-	mA	
68	V <sub>FN3</sub> current	I <sub>FN3CW4</sub>	-	4.2	-	mA	

Table 3 DC Characteristics (Clock mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
69	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	0.75	-	mA	Operating current-4 4-channel active Bipolar 3-level Continuous Current mode=3 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
70	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	20	-	mA	
71	V <sub>SS</sub> current	I <sub>SSCW3</sub>	-	5.0	-	mA	
72	V <sub>PP1</sub> current	I <sub>PP1CW3</sub>	-	0	-	μA	
73	V <sub>NN1</sub> current	I <sub>NN1CW3</sub>	-	0	-	μA	
74	V <sub>PP2</sub> current	I <sub>PP2CW3</sub>	-	73	-	mA	
75	V <sub>NN2</sub> current	I <sub>NN2CW3</sub>	-	70	-	mA	
76	V <sub>FP1</sub> current	I <sub>FP1CW3</sub>	-	0	-	μA	
77	V <sub>FP2</sub> current	I <sub>FP2CW3</sub>	-	11	-	mA	
78	V <sub>FP3</sub> current	I <sub>FP3CW3</sub>	-	0.20	-	mA	
79	V <sub>FN1</sub> current	I <sub>FN1CW3</sub>	-	0	-	μA	
80	V <sub>FN2</sub> current	I <sub>FN2CW3</sub>	-	7.8	-	mA	
81	V <sub>FN3</sub> current	I <sub>FN3CW3</sub>	-	0.20	-	mA	
82	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	0.75	-	mA	Operating current-5 4-channel active Bipolar 3-level Continuous Current mode=2 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
83	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	20	-	mA	
84	V <sub>SS</sub> current	I <sub>SSCW2</sub>	-	5.0	-	mA	
85	V <sub>PP1</sub> current	I <sub>PP1CW2</sub>	-	0	-	μA	
86	V <sub>NN1</sub> current	I <sub>NN1CW2</sub>	-	0	-	μA	
87	V <sub>PP2</sub> current	I <sub>PP2CW2</sub>	-	67	-	mA	
88	V <sub>NN2</sub> current	I <sub>NN2CW2</sub>	-	66	-	mA	
89	V <sub>FP1</sub> current	I <sub>FP1CW2</sub>	-	0	-	μA	
90	V <sub>FP2</sub> current	I <sub>FP2CW2</sub>	-	8.0	-	mA	
91	V <sub>FP3</sub> current	I <sub>FP3CW2</sub>	-	0.20	-	mA	
92	V <sub>FN1</sub> current	I <sub>FN1CW2</sub>	-	0	-	μA	
93	V <sub>FN2</sub> current	I <sub>FN2CW2</sub>	-	5.8	-	mA	
94	V <sub>FN3</sub> current	I <sub>FN3CW2</sub>	-	0.20	-	mA	
95	V <sub>LL</sub> current	I <sub>LLCW1</sub>	-	0.80	-	mA	Operating current-6 4-channel active Bipolar 3-level Continuous Current mode=1 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
96	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	19	-	mA	
97	V <sub>SS</sub> current	I <sub>SSCW1</sub>	-	5.0	-	mA	
98	V <sub>PP1</sub> current	I <sub>PP1CW1</sub>	-	0	-	μA	
99	V <sub>NN1</sub> current	I <sub>NN1CW1</sub>	-	0	-	μA	
100	V <sub>PP2</sub> current	I <sub>PP2CW1</sub>	-	59	-	mA	
101	V <sub>NN2</sub> current	I <sub>NN2CW1</sub>	-	59	-	mA	
102	V <sub>FP1</sub> current	I <sub>FP1CW1</sub>	-	0	-	μA	
103	V <sub>FP2</sub> current	I <sub>FP2CW1</sub>	-	4.4	-	mA	
104	V <sub>FP3</sub> current	I <sub>FP3CW1</sub>	-	0.20	-	mA	
105	V <sub>FN1</sub> current	I <sub>FN1CW1</sub>	-	0	-	μA	
106	V <sub>FN2</sub> current	I <sub>FN2CW1</sub>	-	3.3	-	mA	
107	V <sub>FN3</sub> current	I <sub>FN3CW1</sub>	-	0.20	-	mA	



## AC Characteristics

Table 4 AC Characteristics (Clock mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $V_{FPX}=V_{PPX}-5V$ ,  $V_{FP3}=V_{NN2}-5V$ ,  $V_{FNX}=V_{NNX}+5V$ ,  $V_{FN3}=V_{PP2}+5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, EN=0, CLK=100MHz, CLKEN=0, 4-channel active, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input clock frequency	$f_{CLK}$	-	100	-	MHz	See Fig.3 $D=u/T$
2	Duty cycle	D	40	50	60	%	
3	Setup time	$t_{SU}$	0.8	-	-	ns	
4	Hold time	$t_{HOLD}$	2.8	-	-	ns	
5	Delay time on outputs rise	$t_{dr(on)}$	-	65	-	ns	Bipolar half cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.4
6	Delay time on outputs fall	$t_{df(on)}$	-	65	-	ns	
7	Delay time off outputs rise	$t_{dr(off)}$	-	65	-	ns	
8	Delay time off outputs fall	$t_{df(off)}$	-	65	-	ns	
9	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{delay(on)}$	-	$\pm 1$	$\pm 3$	ns	
10	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{delay(off)}$	-	$\pm 1$	$\pm 3$	ns	
11	Output frequency range	$f_{OUT}$	-	-	20	MHz	Bipolar 2-cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.5
12	Output rise time	$t_r$	-	14	-	ns	
13	Output fall time	$t_f$	-	14	-	ns	
14	Second harmonic distortion	HD2	-	-40	-	dBc	
15	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, $f=3.3MHz$ $PRT=200\mu s$ , Current mode=4 $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-30V$ , See Fig.6
16	Delay jitter on rise or fall	$t_{Jr}$ , $t_{Jf}$	-	15	-	ps	Bipolar Continuous, $f=5MHz$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-5V$ Current mode=1, See Fig.7
17	Enable time	$t_{EN}$	-	65	-	ns	EN fall edge to output burst
18	Disable time	$t_{DIS}$	-	65	-	ns	EN rise edge to output HiZ
19	Clock Enable time	$t_{CLKEN}$	-	65	-	ns	CLKEN fall edge to output burst
20	Clock Disable time	$t_{CLKDIS}$	-	65	-	ns	CLKEN rise edge to output HiZ
21	T/R switch spike voltage on $HV_{OUTX}$ and $SW_{OUTX}$	$V_{TRN}$	-	-	50	mVpp	50pF//200 $\Omega$ load on $HV_{OUTX}$ 20pF//200 $\Omega$ load on $SW_{OUTX}$
22	Delay time from input to T/R switch control start	$t_{dTR}$	-	45	-	ns	SWISEL=0 (logic input mode) See Fig.8
			-	30	-	ns	SWISEL=1 (direct input mode) See Fig.8
23	Delay time from T/R switch control start to T/R switch on	$t_{dTRON}$	-	300	-	ns	50pF//200 $\Omega$ load on $HV_{OUTX}$ 20pF//200 $\Omega$ load on $SW_{OUTX}$
24	Delay time from T/R switch control start to T/R switch off	$t_{dTROFF}$	-	10	-	ns	See Fig.8

## Thermal Protection Characteristics

Table 5 Thermal Protection Characteristics

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	THP pull-up voltage	$V_{PUTHP}$	-	-	5.25	V	Open drain
2	THP output current	$I_{THP}$	-	1.0	-	mA	-
3	THP output low voltage	$V_{OLTHP}$	-	-	1.0	V	$V_{LL}=3.3\text{V}$ , $I_{THP}=1\text{mA}$
4	THP temperature threshold	$T_{THP}$	90	110	130	$^{\circ}\text{C}$	
5	THP reset hysteresis	$T_{HYSTHP}$	-	10	-	$^{\circ}\text{C}$	

## Device Characteristics

Table 6 Output P-Channel MOSFET Characteristics

$T_A=25^{\circ}\text{C}$

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTP1}$	-	-2.0	-	A	$V_{GS}=-5\text{V}$ , $V_{DS}=-100\text{V}$
		$I_{OUTP2}$	-	-1.4	-	A	
		$I_{OUTP3}$	-	-0.6	-	A	
		$I_{OUTP4}$	-	-1.0	-	A	
2	Channel resistance	$R_{ONP1}$	-	6.5	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-1\text{A}$
		$R_{ONP2}$	-	9	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-0.5\text{A}$
		$R_{ONP3}$	-	21	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-0.2\text{A}$
		$R_{ONP4}$	-	13	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-0.4\text{A}$
3	Output capacitance	$C_{OSSP1}$	-	30	-	pF	$V_{GS}=0\text{V}$ , $V_{DS}=-10\text{V}$ , $f=1\text{MHz}$

Note: These items above are not tested when shipped.

Table 7 Output N-Channel MOSFET Characteristics

$T_A=25^{\circ}\text{C}$

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTN1}$	-	2.0	-	A	$V_{GS}=5\text{V}$ , $V_{DS}=100\text{V}$
		$I_{OUTN2}$	-	1.4	-	A	
		$I_{OUTN3}$	-	0.6	-	A	
		$I_{OUTN4}$	-	1.0	-	A	
2	Channel resistance	$R_{ONN1}$	-	6.5	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=1\text{A}$
		$R_{ONN2}$	-	9	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.5\text{A}$
		$R_{ONN3}$	-	21	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.2\text{A}$
		$R_{ONN4}$	-	13	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.4\text{A}$
3	Output capacitance	$C_{OSSN1}$	-	12	-	pF	$V_{GS}=0\text{V}$ , $V_{DS}=10\text{V}$ , $f=1\text{MHz}$

Note: These items above are not tested when shipped.

Table 8 Analog Switch Characteristics

 $T_A=25^{\circ}C$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	On-state resistance (ASWx)	$R_{ONASW}$	-	500	-	$\Omega$	$V_{gs}=5V, I_d=0.01A$

Table 9 Output Blocking HV Diode Characteristics

 $T_A=25^{\circ}C$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Forward voltage	$V_{FDHV}$	-	1.0	-	V	$I_F=100mA$
2	Reverse voltage	$V_{RDHV}$	200	-	-	V	$I_R=1\mu A$

Table 10 Output Noise-cut LV Diode Characteristics

 $T_A=25^{\circ}C$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Forward voltage	$V_{FDNC}$	-	0.85	-	V	$I_F=100mA$

Table 11 T/R Switch Characteristics

 $T_A=25^{\circ}C$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	On-state resistance (TRSWx)	$R_{ONTRSW}$	-	10	-	$\Omega$	$V_{gs}=5V, V_{ds}=0.1V$
2	Capacitance to the ground	$C_{dbTRSW}$	-	9.5	-	pF	$V_{gs}=5V, V_{ds}=0.1V$

### 3.2 Transparent Mode (CLKEN=1, CLK=0)

#### DC Characteristics

Table 12 DC Characteristics (Transparent mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $V_{FPX}=V_{PPX}-5V$ ,  $V_{FP3}=V_{NN2}-5V$ ,  $V_{FNX}=V_{NNX}+5V$ ,  $V_{FN3}=V_{PP2}+5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, CLK=0, CLKEN=1, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input logic high current	$I_{IH}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, SWINx
			-	66	-	$\mu A$	ATHP, SWISEL 50k $\Omega$ internal pull-down resistor
2	Input logic low current	$I_{IL}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, CLK, ATHP, SWISEL
			-	66	-	$\mu A$	EN, CC1, CC0, CLKEN, SWINx 50k $\Omega$ internal pull-up resistor
3	Input logic capacitance	$C_{IN}$	-	2	-	pF	-
4	$V_{LL}$ current	$I_{LLQD}$	-	0	-	$\mu A$	Quiescent current-1  EN=1(Disable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$  INx_y=0 (x=1~4, y=0~2)
5	$V_{DD}$ current	$I_{DDQD}$	-	1.0	-	mA	
6	$V_{SS}$ current	$I_{SSQD}$	-	0.14	-	mA	
7	$V_{PP1}$ current	$I_{PP1QD}$	-	0	-	$\mu A$	
8	$V_{NN1}$ current	$I_{NN1QD}$	-	0	-	$\mu A$	
9	$V_{PP2}$ current	$I_{PP2QD}$	-	0.15	-	mA	
10	$V_{NN2}$ current	$I_{NN2QD}$	-	0.12	-	mA	
11	$V_{FP1}$ current	$I_{FP1QD}$	-	0	-	$\mu A$	
12	$V_{FP2}$ current	$I_{FP2QD}$	-	0.08	-	mA	
13	$V_{FP3}$ current	$I_{FP3QD}$	-	0	-	$\mu A$	
14	$V_{FN1}$ current	$I_{FN1QD}$	-	0	-	$\mu A$	
15	$V_{FN2}$ current	$I_{FN2QD}$	-	0.05	-	mA	
16	$V_{FN3}$ current	$I_{FN3QD}$	-	0	-	$\mu A$	
17	$V_{LL}$ current	$I_{LLQE}$	-	0.07	-	mA	Quiescent current-2  EN=0(Enable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$  INx_y=0 (x=1~4, y=0~2)
18	$V_{DD}$ current	$I_{DDQE}$	-	1.3	-	mA	
19	$V_{SS}$ current	$I_{SSQE}$	-	0.14	-	mA	
20	$V_{PP1}$ current	$I_{PP1QE}$	-	0	-	$\mu A$	
21	$V_{NN1}$ current	$I_{NN1QE}$	-	0	-	$\mu A$	
22	$V_{PP2}$ current	$I_{PP2QE}$	-	0.15	-	mA	
23	$V_{NN2}$ current	$I_{NN2QE}$	-	0.12	-	mA	
24	$V_{FP1}$ current	$I_{FP1QE}$	-	0	-	$\mu A$	
25	$V_{FP2}$ current	$I_{FP2QE}$	-	0.08	-	mA	
26	$V_{FP3}$ current	$I_{FP3QE}$	-	0	-	$\mu A$	
27	$V_{FN1}$ current	$I_{FN1QE}$	-	0	-	$\mu A$	
28	$V_{FN2}$ current	$I_{FN2QE}$	-	0.05	-	mA	
29	$V_{FN3}$ current	$I_{FN3QE}$	-	0	-	$\mu A$	

Table 12 DC Characteristics (Transparent mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
30	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.33	-	mA	Operating current-1 4-channel active Bipolar 3-level 1-cycle f=5MHz, PRT=200μs V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-60V EN=0, ATHP=0 Current mode=4
31	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	3.5	-	mA	
32	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	2.8	-	mA	
33	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	0.50	-	mA	
34	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	0.85	-	mA	
35	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	0.15	-	mA	
36	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	0.12	-	mA	
37	V <sub>FP1</sub> current	I <sub>FP1PW</sub>	-	0.02	-	mA	
38	V <sub>FP2</sub> current	I <sub>FP2PW</sub>	-	0.08	-	mA	
39	V <sub>FP3</sub> current	I <sub>FP3PW</sub>	-	0	-	μA	
40	V <sub>FN1</sub> current	I <sub>FN1PW</sub>	-	0.01	-	mA	
41	V <sub>FN2</sub> current	I <sub>FN2PW</sub>	-	0.05	-	mA	
42	V <sub>FN3</sub> current	I <sub>FN3PW</sub>	-	0	-	μA	
43	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.37	-	mA	Operating current-2 4-channel active Bipolar 5-level 1-cycle f=3.3MHz, PRT=200μs V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-30V EN=0, ATHP=0 Current mode=4 See Fig.6
44	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	3.7	-	mA	
45	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	2.8	-	mA	
46	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	0.40	-	mA	
47	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	0.50	-	mA	
48	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	0.25	-	mA	
49	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	0.40	-	mA	
50	V <sub>FP1</sub> current	I <sub>FP1PW</sub>	-	0.02	-	mA	
51	V <sub>FP2</sub> current	I <sub>FP2PW</sub>	-	0.10	-	mA	
52	V <sub>FP3</sub> current	I <sub>FP3PW</sub>	-	0.01	-	mA	
53	V <sub>FN1</sub> current	I <sub>FN1PW</sub>	-	0.01	-	mA	
54	V <sub>FN2</sub> current	I <sub>FN2PW</sub>	-	0.07	-	mA	
55	V <sub>FN3</sub> current	I <sub>FN3PW</sub>	-	0.01	-	mA	
56	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	0.18	-	mA	Operating current-3 4-channel active Bipolar 3-level Continuous Current mode=4 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
57	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	11	-	mA	
58	V <sub>SS</sub> current	I <sub>SSCW4</sub>	-	5.7	-	mA	
59	V <sub>PP1</sub> current	I <sub>PP1CW4</sub>	-	0	-	μA	
60	V <sub>NN1</sub> current	I <sub>NN1CW4</sub>	-	0	-	μA	
61	V <sub>PP2</sub> current	I <sub>PP2CW4</sub>	-	76	-	mA	
62	V <sub>NN2</sub> current	I <sub>NN2CW4</sub>	-	71	-	mA	
63	V <sub>FP1</sub> current	I <sub>FP1CW4</sub>	-	0	-	μA	
64	V <sub>FP2</sub> current	I <sub>FP2CW4</sub>	-	15	-	mA	
65	V <sub>FP3</sub> current	I <sub>FP3CW4</sub>	-	5.5	-	mA	
66	V <sub>FN1</sub> current	I <sub>FN1CW4</sub>	-	0	-	μA	
67	V <sub>FN2</sub> current	I <sub>FN2CW4</sub>	-	10	-	mA	
68	V <sub>FN3</sub> current	I <sub>FN3CW4</sub>	-	4.2	-	mA	

Table 12 DC Characteristics (Transparent mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
69	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	0.24	-	mA	Operating current-4 4-channel active Bipolar 3-level Continuous Current mode=3 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
70	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	11	-	mA	
71	V <sub>SS</sub> current	I <sub>SSCW3</sub>	-	5.6	-	mA	
72	V <sub>PP1</sub> current	I <sub>PP1CW3</sub>	-	0	-	μA	
73	V <sub>NN1</sub> current	I <sub>NN1CW3</sub>	-	0	-	μA	
74	V <sub>PP2</sub> current	I <sub>PP2CW3</sub>	-	73	-	mA	
75	V <sub>NN2</sub> current	I <sub>NN2CW3</sub>	-	70	-	mA	
76	V <sub>FP1</sub> current	I <sub>FP1CW3</sub>	-	0	-	μA	
77	V <sub>FP2</sub> current	I <sub>FP2CW3</sub>	-	11	-	mA	
78	V <sub>FP3</sub> current	I <sub>FP3CW3</sub>	-	0.20	-	mA	
79	V <sub>FN1</sub> current	I <sub>FN1CW3</sub>	-	0	-	μA	
80	V <sub>FN2</sub> current	I <sub>FN2CW3</sub>	-	7.8	-	mA	
81	V <sub>FN3</sub> current	I <sub>FN3CW3</sub>	-	0.20	-	mA	
82	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	0.24	-	mA	Operating current-5 4-channel active Bipolar 3-level Continuous Current mode=2 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
83	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	11	-	mA	
84	V <sub>SS</sub> current	I <sub>SSCW2</sub>	-	5.5	-	mA	
85	V <sub>PP1</sub> current	I <sub>PP1CW2</sub>	-	0	-	μA	
86	V <sub>NN1</sub> current	I <sub>NN1CW2</sub>	-	0	-	μA	
87	V <sub>PP2</sub> current	I <sub>PP2CW2</sub>	-	67	-	mA	
88	V <sub>NN2</sub> current	I <sub>NN2CW2</sub>	-	66	-	mA	
89	V <sub>FP1</sub> current	I <sub>FP1CW2</sub>	-	0	-	μA	
90	V <sub>FP2</sub> current	I <sub>FP2CW2</sub>	-	8.0	-	mA	
91	V <sub>FP3</sub> current	I <sub>FP3CW2</sub>	-	0.20	-	mA	
92	V <sub>FN1</sub> current	I <sub>FN1CW2</sub>	-	0	-	μA	
93	V <sub>FN2</sub> current	I <sub>FN2CW2</sub>	-	5.8	-	mA	
94	V <sub>FN3</sub> current	I <sub>FN3CW2</sub>	-	0.20	-	mA	
95	V <sub>LL</sub> current	I <sub>LLCW1</sub>	-	0.30	-	mA	Operating current-6 4-channel active Bipolar 3-level Continuous Current mode=1 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
96	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	10	-	mA	
97	V <sub>SS</sub> current	I <sub>SSCW1</sub>	-	5.2	-	mA	
98	V <sub>PP1</sub> current	I <sub>PP1CW1</sub>	-	0	-	μA	
99	V <sub>NN1</sub> current	I <sub>NN1CW1</sub>	-	0	-	μA	
100	V <sub>PP2</sub> current	I <sub>PP2CW1</sub>	-	59	-	mA	
101	V <sub>NN2</sub> current	I <sub>NN2CW1</sub>	-	59	-	mA	
102	V <sub>FP1</sub> current	I <sub>FP1CW1</sub>	-	0	-	μA	
103	V <sub>FP2</sub> current	I <sub>FP2CW1</sub>	-	4.4	-	mA	
104	V <sub>FP3</sub> current	I <sub>FP3CW1</sub>	-	0.20	-	mA	
105	V <sub>FN1</sub> current	I <sub>FN1CW1</sub>	-	0	-	μA	
106	V <sub>FN2</sub> current	I <sub>FN2CW1</sub>	-	3.3	-	mA	
107	V <sub>FN3</sub> current	I <sub>FN3CW1</sub>	-	0.20	-	mA	

## AC Characteristics

Table 13 AC Characteristics (Transparent mode)


$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $V_{FPX}=V_{PPX}-5V$ ,  $V_{FP3}=V_{NN2}-5V$ ,  $V_{FNX}=V_{NNX}+5V$ ,  $V_{FN3}=V_{PP2}+5V$ ,  $T_A=25^{\circ}C$ , 220pF//1kΩ load, EN=0, CLK=0, CLKEN=1, 4-channel active, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Delay time on outputs rise	$t_{dr(on)}$	-	60	-	ns	Bipolar half cycle f=5MHz, PRT=200μs $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.4
2	Delay time on outputs fall	$t_{df(on)}$	-	60	-	ns	
3	Delay time off outputs rise	$t_{dr(off)}$	-	60	-	ns	
4	Delay time off outputs fall	$t_{df(off)}$	-	60	-	ns	
5	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{delay(on)}$	-	±1	±3	ns	
6	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{delay(off)}$	-	±1	±3	ns	
7	Output frequency range	$f_{OUT}$	-	-	20	MHz	Bipolar 2-cycle f=5MHz, PRT=200μs $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.5
8	Output rise time	$t_r$	-	14	-	ns	
9	Output fall time	$t_f$	-	14	-	ns	
10	Second harmonic distortion	HD2	-	-40	-	dBc	
11	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, f=3.3MHz PRT=200μs, Current mode=4 $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-30V$ , See Fig.6
12	Delay jitter on rise or fall	$t_{Jr}, t_{Jf}$	-	15	-	ps	Bipolar Continuous, f=5MHz $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-5V$ Current mode=1, See Fig.7
13	Enable time	$t_{EN}$	-	60	-	ns	EN fall edge to output burst
14	Disable time	$t_{DIS}$	-	60	-	ns	EN rise edge to no output
15	Clock Enable time	$t_{CLKEN}$	-	65	-	ns	CLKEN fall edge to output burst
16	Clock Disable time	$t_{CLKDIS}$	-	65	-	ns	CLKEN rise edge to output HiZ
17	T/R switch spike voltage on HVOUTx and SWOUTx	VTRN	-	-	50	mVpp	50pF//200Ω load on HVOUTx 20pF//200Ω load on SWOUTx
18	Delay time from input to T/R switch control start	$t_{dTR}$	-	45	-	ns	SWISEL=0 (logic input mode) See Fig.8
			-	30	-	ns	SWISEL=1 (direct input mode) See Fig.8
19	Delay time from T/R switch control start to T/R switch on	$t_{dTRON}$	-	300	-	ns	50pF//200Ω load on HVOUTx 20pF//200Ω load on SWOUTx
20	Delay time from T/R switch control start to T/R switch off	$t_{dTROFF}$	-	10	-	ns	See Fig.8

See Table 5 through 11 for the characteristics of Thermal Protection, and Devices.

## 4. Switching Time Diagram (EN=0)

Clock Enable (CLKEN=0)



Clock Disable (CLKEN=1)




Fig. 3 Setup/hold time




Fig. 4 Propagation delay time




Fig. 5 Output rise/fall time




Fig. 6 5-level 1-cycle operation





Fig. 7 Delay jitter on rise/fall

Logic input mode (SWISEL=0)



Direct input mode (SWISEL=1)




Fig. 8 T/R switch delay time



## 5. Truth Table

Table 14 Truth table

Logic Inputs				HV MOSFET status										Output
EN	INx_2	INx_1	INx_0	P1	N1	P2	N2	P3	N3	P4	N4	ASW	TRSW	HV <sub>OUTx</sub>
	Pol	HV1	HV2	+HV1	-HV1	+HV2	-HV2	-HV2	+HV2	GND	GND	GND		
0	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ
0	0	0	1	OFF	OFF	ON	OFF	OFF	ON <sup>*1</sup>	OFF	OFF	OFF	OFF	+HV2
0	0	1	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	HiZ + TRSW ON
0	0	1	1	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	+HV1
0	1	0	0	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	GND
0	1	0	1	OFF	OFF	OFF	ON	ON <sup>*1</sup>	OFF	OFF	OFF	OFF	OFF	-HV2
0	1	1	0	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	ON	ON	GND + TRSW ON
0	1	1	1	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	-HV1
1	X	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ

\*1) When current mode is other than 4, both P3 and N3 are always off-state.

Note:

- SWISEL=0 (logic input mode)
- V<sub>PP1</sub>/ V<sub>NN1</sub>=+/-HV1, V<sub>PP2</sub>/ V<sub>NN2</sub>=+/-HV2
- x=1~4

## 6. Current Mode Control Table

Table 15 Drive current mode control table

			I <sub>OUT</sub> [A] <sup>*1</sup>	
Current Mode	CC1	CC0	P2	N2
1	0	0	0.35	0.35
2	0	1	0.7	0.7
3	1	0	1.05	1.05
4	1	1	1.4	1.4

Note:

\*1) Output saturation current @ |V<sub>ds</sub>|=100V

Following current mode is recommended:

- Current mode=4 for high voltage, short pulse train operations (e.g. V<sub>PP1</sub>/V<sub>NN1</sub>=V<sub>PP2</sub>/V<sub>NN2</sub>=+/-60V, 2-cycle, PRT=200us)
- Current mode=2 for low voltage, long pulse train or even continuous wave operations (e.g. V<sub>PP1</sub>/V<sub>NN1</sub>=V<sub>PP2</sub>/V<sub>NN2</sub>=+/-3V, continuous wave)

## 7. Pin Configuration

Table 16 Pin Configuration

Pin#	Pin Name	I/O	Function
1	IN1_0	I	Input logic control of the least significant bit of channel 1, HV2 control
2	IN1_1	I	Input logic control of 2nd significant bit of channel 1, HV1 control
3	IN1_2	I	Input logic control of the most significant bit of channel 1, polarity control
4	IN2_0	I	Input logic control of the least significant bit of channel 2, HV2 control
5	IN2_1	I	Input logic control of 2nd significant bit of channel 2, HV1 control
6	IN2_2	I	Input logic control of the most significant bit of channel 2, polarity control
7	SWISEL	I	Control of T/R SW input mode, Hi=direct pin input, Low=logic input (50k $\Omega$ internal pull-down resistor)
8	VLL	-	Positive voltage supply of low voltage interface (+3.3V)
9	CLK	I	Clock Input (100MHz)
10	GND	-	Drive power ground (0V)
11	IN3_0	I	Input logic control of the least significant bit of channel 3, HV2 control
12	IN3_1	I	Input logic control of 2nd significant bit of channel 3, HV1 control
13	IN3_2	I	Input logic control of the most significant bit of channel 3, polarity control
14	IN4_0	I	Input logic control of the least significant bit of channel 4, HV2 control
15	IN4_1	I	Input logic control of 2nd significant bit of channel 4, HV1 control
16	IN4_2	I	Input logic control of the most significant bit of channel 4, polarity control
17	EN	I	Control of drive output enable, Hi=off, Low=on (50k $\Omega$ internal pull-up resistor)
18	CLKEN	I	Control of clock enable, Hi=clock disable, Low=clock enable (50k $\Omega$ internal pull-up resistor)
19	ATHP	I	Control of active THP enable, Hi=disable, Low=enable (50k $\Omega$ internal pull-down resistor)
20	THP	O	Thermal protection output, open N-MOS drain
21	VSS	-	Negative low voltage power supply (-5V)
22	VFP3	-	P-MOS (P3) floating gate drive power supply (VNN2-5V)
23	VFN1	-	N-MOS (N1) floating gate drive power supply (VNN1+5V)
24	VFN2	-	N-MOS (N2) floating gate drive power supply (VNN2+5V)
25	GND	-	Drive power ground (0V)
26	VFP2	-	P-MOS (P2) floating gate drive power supply (VPP2-5V)
27	VFN3	-	N-MOS (N3) floating gate drive power supply (VPP2+5V)
28	VFP1	-	P-MOS (P1) floating gate drive power supply (VPP1-5V)
29	SWIN3	I	Control of T/R switch of channel 3 @SWISEL=Hi, Hi=off, Low=on (50k $\Omega$ internal pull-up resistor)
30	SWIN4	I	Control of T/R switch of channel 4 @SWISEL=Hi, Hi=off, Low=on (50k $\Omega$ internal pull-up resistor)
31	GND	-	Drive power ground (0V)
32	SWOUT4	O	Output of T/R switch of channel 4

Table 16 Pin Configuration (cont.)

Pin#	Pin Name	I/O	Function
33	VPP1	-	Positive high voltage power supply 1 for channel 3,4 (0 to +100V)
34	VPP2	-	Positive high voltage power supply 2 for channel 3,4 (0 to +100V, VPP2<VPP1)
35	HVOUT4	O	Output high voltage for channel 4
36	HVOUT3	O	Output high voltage for channel 3
37	VNN2	-	Negative high voltage power supply 2 for channel 3,4 (0 to -100V, VNN2>VNN1)
38	VNN1	-	Negative high voltage power supply 1 for channel 3,4 (0 to -100V)
39	SWOUT3	O	Output of T/R switch of channel 3
40	GND	-	Drive power ground (0V)
41	GND	-	Drive power ground (0V)
42	SWOUT2	O	Output of T/R switch of channel 2
43	VNN1	-	Negative high voltage power supply 1 for channel 1,2 (0 to -100V)
44	VNN2	-	Negative high voltage power supply 2 for channel 1,2 (0 to -100V, VNN2>VNN1)
45	HVOUT2	O	Output high voltage for channel 2
46	HVOUT1	O	Output high voltage for channel 1
47	VPP2	-	Positive high voltage power supply 2 for channel 1,2 (0 to +100V)
48	VPP1	-	Positive high voltage power supply 1 for channel 1,2 (0 to +100V)
49	SWOUT1	O	Output of T/R switch of channel 1
50	GND	-	Drive power ground (0V)
51	SWIN1	I	Control of T/R switch of channel 1 @SWISEL=Hi, Hi=off, Low=on (50kΩ internal pull-up resistor)
52	SWIN2	I	Control of T/R switch of channel 2 @SWISEL=Hi, Hi=off, Low=on (50kΩ internal pull-up resistor)
53	VFP1	-	P-MOS (P1) floating gate drive power supply (VPP1-5V)
54	VFN3	-	N-MOS (N3) floating gate drive power supply (VPP2+5V)
55	VFP2	-	P-MOS (P2) floating gate drive power supply (VPP2-5V)
56	GND	-	Drive power ground (0V)
57	VFN2	-	N-MOS (N2) floating gate drive power supply (VNN2+5V)
58	VFN 1	-	N-MOS (N1) floating gate drive power supply (VNN1+5V)
59	VFP3	-	P-MOS (P3) floating gate drive power supply (VNN2-5V)
60	VDD	-	Positive low voltage power supply (+5V)
61	CC0	I	Control of drive current mode 0 (50kΩ internal pull-up resistor)
62	CC1	I	Control of drive current mode 1 (50kΩ internal pull-up resistor)
63	GND	-	Drive power ground (0V)
64	GND	-	Drive power ground (0V)

## 8. Package Outline





Fig.9 Package Outline (64-Lead QFN Package)

## 9. Package Marking



No.	Code
(2)	Year sealed : the last one digit of the year
(3)	Month sealed : A~M (exc. " I ") in the order of Jan. to Dec.
(4)	Week sealed : 1~5
(5)~(13)	HDL6V5541 (product name)
(14)~(23)	Quality control code
(24)~(28)	Country of origin

Fig.10 Package Marking

## 10. Transport Media, Quantity





Fig.11 IC Tray Outline



1. Max 160 IC/Tray
2. 12 positions without holes (\*)
3. PPE containing carbon and static proof
4. Heat proof: 130°C, 24hr

### Label A Information

Product name	HDL6V5541
YMW code	3 digits Y: Year sealed: The last one digit of the year M: Month sealed: A~M (exc. "I") in the order of Jan. to Dec. W: Week sealed: 1~5
Quantity	Max 160 ICs/Box

### Label B Information

TYPE	
QTY	
LOT	
CODE	

Fig.12 Transport Media, Quantity

## 11. Mounting, Storage

### 11.1 Mounting Pad Design Example




Fig.13 Mounting Pad Design Example

### 11.2 Storage Conditions

11.2.1 The storage location should be kept at 5 to 35 °C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.

11.2.2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125 °C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

### 11.3 Reflow Conditions

Typical full heating methods such as Infrared (IR), Hot air, and N2 reflow process are applicable. IR/Air reflow heating conditions are shown below.




Fig.14 IR/Air Reflow Heating Conditions

## **12. Inspection**

Hundred percent inspections shall be conducted on electrical characteristics.

## **13. Important Notice**

- 13.1 ABLIC Inc. warrants performance of its hardware products (hereinafter called "products") to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
- 13.2 Should any claim be made within one month of product delivery about products' failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before of such claim shall not be counted for such response.
- 13.3 ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
- 13.4 ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
- 13.5 In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user's units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
- 13.6 No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
- 13.7 The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
- 13.8 Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
- 13.9 Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.



## 14. Cautions

- 14.1 Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
  - 14.1.1 Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
  - 14.1.2 Those who touch products such as work platform, machine, measurement/test equipment should be grounded.
  - 14.1.3 Those who deal with products should be grounded through a large series impedance around 100k $\Omega$  to 1M $\Omega$ .
  - 14.1.4 Prevent friction with other materials made with high polymer.
  - 14.1.5 Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
  - 14.1.6 Avoid dealing with or storing products in an extremely arid environment.
- 14.2 "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
- 14.3 Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
- 14.4 Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
- 14.5 Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.  
ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.  
ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.  
Prior consultation with our sales office is required when considering the above uses.  
ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
9. Semiconductor products may fail or malfunction with some probability.  
The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.  
The entire system must be sufficiently evaluated and applied on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc.  
The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
14. For more details on the information described herein, contact our sales office.

2.0-2018.01